Multilevel Single-Phase Converter with Two DC Links

Nayara Brandão de Freitas, Student Member, IEEE, Cursino Brandão Jacobina, Fellow, IEEE, and Maxsuel Ferreira Cunha, Student Member, IEEE

Abstract—In this paper, a multilevel single-phase converter is proposed and investigated. Its structure is based on cascaded-transformer systems, which are very interesting in applications in which a single dc source is available. The features of well-known multilevel cascaded H-bridge and transformer-based solutions are integrated into the proposed converter. As a result, the number of synthesized voltage levels can be optimized without excessively increasing the number of transformers. The basic configuration has six two-level IGBT legs, two injection transformers, and two dc links (the lowest voltage dc link may be a floating capacitor or be connected to a small dc power source). The configuration is generalized and the calculation of the transformers turns ratios as well as the dc-link voltages to maximize the number of voltage levels is provided. The proposed configuration is compared with cascaded H-bridge and a single-phase shared leg converter, which are also cascaded by means of transformers. Compared with the conventional converters, the proposed one has lower switching losses and higher conduction losses. Thus, the proposed configuration is more interesting in terms of semiconductor losses for high-voltage and low-current applications. Experimental and simulation results are shown to demonstrate the feasibility of the system.

Index Terms—cascaded systems, harmonic distortion, inverters, multilevel systems, transformers.

I. INTRODUCTION
Multilevel Voltage Source Converters (VSCs) are one of the preferred choices of electronic power conversion for high-power medium-voltage applications. These converters have high-quality output voltages, which can reduce the filter size (or even avoid the utilization of filters) [1]. They also have great power and voltage capabilities [2], being an enabling technology for high-voltage applications.

One of the most known VSC topology is the cascaded H-bridge (CHB) [3]. This configuration has received great attention in very high-power and power-quality applications, primarily due to its modularity [4]. In CHB systems, each H-bridge unit requires an isolated and independent dc source, while the number of output voltage levels can be manipulated by specific dc-link ratio [5].

Inverters cascaded by means of line frequency transformers (LFTs) [6], [7] and topologies with high-frequency transformers (HFTs) [8], [9] have been proposed and investigated in the literature. Inverters with LFTs and a single dc source demand simpler control of the dc-link voltage, when required [10], than configurations with several dc links. Besides, the appropriate selection of the transformers turns ratios improves the number of generated voltage levels [11]. This type of configuration has been applied, for example, as a series compensator [12], active power filter [13], [14], and inverter [15]–[22].

In order to avoid the utilization of several dc sources, the H-bridges of CHB can be cascaded using injection transformers. In this case, a single dc source is needed and the transformers turns ratios can be utilized to improve the number of output voltage levels. This converter is represented in Fig. 1a and was proposed in [23]. Configurations with a reduced number of components (when compared to CHB), a single dc link, and injection transformers are proposed and discussed in [17]–[19].

A generalized single-phase shared leg converter is proposed in [16]. This converter is shown in Fig. 1b and is named here as Cascaded Shared Leg One DC Link (CSL-1D). CSL-1D provides more levels per leg than CHB, but has more transformers.

This paper proposes a generalized single-phase topology with two dc links and two shared legs. This topology is shown in Fig. 1c and is named here as Cascaded Shared Legs Two DC Links (CSL-2D). Conventional and proposed topologies operate with LFTs. [24] proposes an inverter with injection transformers and two dc links (one is a floating capacitor) that has more transformers than CSL-2D. All the analyses presented in this paper consider the asymmetrical operation of the topologies. This means that the transformers turns ratios and the dc-link voltages ratio (in the case of CSL-2D) are chosen to maximize the number of voltage levels of the generated voltages. The transformer that transfers most of the power for each topology is highlighted in Fig. 1 and might be removed when isolation is not required (the connections when the transformer is removed are also represented in the figures). For example, CSL-2D with six legs can operate with a transformer handling only 30% of the load power.

The studied configurations are analyzed in this paper as inverters. However, they could also be applied as rectifiers.
Dynamic Voltage Restorers (DVRs), and series filters. A comparative analysis of the investigated configurations with six legs is performed by means of simulations. The rating of the components, harmonic distortions of the generated voltages, semiconductor losses and switching frequencies are analyzed. The number of components is also compared. A generalized model of CSL-2D is presented followed by the calculation of its parameters in order to maximize the number of equally spaced voltage levels. Simulation and experimental results in many situations are provided to demonstrate the feasibility of the proposed system.

As the advantages of the proposed topology, the following points can be highlighted: 1) Compared with CHB and CSL-1D, CSL-2D has more levels per transformer/leg when the configurations have the same number of legs/transformers; 2) CSL-2D has lower switching and higher conduction losses than the conventional topologies, being more interesting for applications with high voltages and low currents; 3) CSL-2D has fewer transformers than the conventional topologies (this might reduce the system cost). Another point to emphasize is that, although CSL-2D has two dc links, the one with the lowest voltage can be a floating capacitor and a technique to regulate this capacitor voltage is included in the paper.

II. SYSTEM MODEL

CSL-2D is based on CHB cells along with cascaded-transformer inverters. The proposed converter uses two dc links, two shared legs, and legs cascaded by means of injection transformers, as shown in Fig. 1c. The CSL-2D inverter increases the degrees of freedom of a multilevel system, since the transformers turns ratio and dc-links ratio can be manipulated to optimize the number of synthesized voltage levels. Furthermore, CSL-2D might operate with a single dc source. On the other hand, the existing multilevel solutions require either several isolated dc sources or several injection transformers. The description of the proposed system is given in this section.

\( N_{\text{leg}} \) and \( N_{\text{trf}} \) are defined as the number of legs and injection transformers of a given topology. Thus, CSL-2D has \( N_{\text{leg}}/2 - 1 \) transformers and utilizes two dc links to supply a load with voltage and current given by \( v_I \) and \( i_i \), respectively. Moreover, each dc link comprises \( N_{\text{leg}}/2 \) legs.

Consider that \( q_{w_n} \) represents the state of the upper switch of the leg \( w_n \) (the states of upper and bottom switches are complementary), where \( w = s \) or \( w = k = 1, 2, ..., N_{\text{leg}}/2 - 1 \) and \( n = a, b \). Legs \( s_a \) and \( s_b \) are connected, while legs \( k_a \) and \( k_b \) are connected to the primary terminals of an injection transformer whose turns ratio is \( \eta_k \). When \( q_{w_n} = 1 \), the switch is on, while when \( q_{w_n} = 0 \), the switch is off.

The pole voltages can be calculated by \( e_{w_n} = (2q_{w_n} - 1)\frac{v_{C_n}}{2}, \) where the converter pole voltage \( v_{w_n} \) is the voltage between the point \( w_n \) and the dc-link midpoint (point 0n) and \( v_{C_n} \) is the voltage of the dc link \( n \).

The generated voltage is written as a function of the pole voltages and the transformers turns ratios as follows:

\[
v_I = v_{I_a} - v_{I_b}
\]

where \( \eta_{K} = \sum_{k=1}^{K} \eta_{K}v_{K0} - \eta_{a}v_{a0} - \eta_{b}v_{b0}, K = N_{\text{leg}}/2 - 1, \eta_{K} \) is the turns ratio of the injection transformer whose primary terminals are connected to points \( k_{a} \) and \( k_{b} \), and \( \eta_{0} = \sum_{k=1}^{K} \eta_{K} \).

According to (1), the load voltage depends on \( \eta_{K} \) and \( v_{C_a}/v_{C_b} \), which are defined to obey design rules. A detailed discussion about how these parameters can be calculated is given in the next section.

\( i_{w_n} \) represents the current flowing out of leg \( w_n \). The leg currents can be obtained according to \( \eta_{K} \) and the load current, which are given by \( i_{s_a} = -\eta_{b}i_i, i_{s_b} = \eta_{a}i_i, k_{a} = \eta_{b}i_i, \) and \( k_{b} = -\eta_{a}i_i \). It can be noted that another feature of \( \eta_{K} \) is to define the switch current ratings.

III. PARAMETERS CALCULATION

The transformers turns ratios and the dc-link voltages are related with many characteristics of the inverter. In this paper, these parameters are calculated in order to maximize the number of equally spaced voltage levels. The basic unit of the proposed topology has \( N_{\text{leg}} = 6 \), as the converter with \( N_{\text{leg}} = 4 \) is equivalent to the CHB with two H-bridges connected in series. However, the generalization here presented is valid for the topology with any even \( N_{\text{leg}} \geq 4 \).

The turns ratio \( \eta_{K} \) is here defined in terms of two components, \( \eta_{p} \) and \( \eta_{k} \) (\( \eta_{p} \) is the number of turns in the primary...
TABLE I

<table>
<thead>
<tr>
<th>Parameter</th>
<th>CSL-2D</th>
<th>CSL-1D</th>
<th>CHB</th>
</tr>
</thead>
<tbody>
<tr>
<td>N_{leg}</td>
<td>4 + 2n</td>
<td>2 + n</td>
<td>2n</td>
</tr>
<tr>
<td>N_{tr}</td>
<td>N_{leg}/2 - 1</td>
<td>N_{leg} - 1</td>
<td>N_{leg}/2</td>
</tr>
<tr>
<td>N_{isl}</td>
<td>(2N_{isl}/2 - 1)^2</td>
<td>2N_{isl} - 1</td>
<td>3N_{isl}/2</td>
</tr>
<tr>
<td>\eta_k</td>
<td>2(N_{isl}/2 - 1 - k)</td>
<td>2(N_{isl} - 1 - k)</td>
<td>3N_{isl}/2</td>
</tr>
<tr>
<td>v_{C_a}/v_{C_b}</td>
<td>2N_{isl}/2 - 1</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

n is any integer such n \geq 1.

side of all transformers, while \eta_k is the number of turns in the secondary side of the transformer T_k, such \eta_k = \eta_k / \eta_p. The maximum amplitude of v_1 produced by the converter is V_{max}, and the rms value of the load voltage is V_l. The modulation index of the converter m_a is defined as the ratio between the amplitude of the load voltage \sqrt{2}V_l and the maximum voltage generated by the converter V_{max}. Thus, 0 < m_a \leq 1.

N_{isl} is the maximum number of equally spaced voltage levels (considering m_a = 1) that can be generated across the load by a given configuration with specific parameters. Considering CSL-2D, N_{isl} is maximized when

\eta_k = 2^{(K-k)} \quad v_{C_a} = \left(2^{N_{isl}/2} - 1\right)v_{C_b} \tag{2}

and, in this case,

N_{isl} = \left(2^{N_{isl}/2} - 1\right)^2. \tag{3}

V_{max} is calculated as V_{max} = \eta_a(v_{C_a} + v_{C_b}). If \eta_p is calculated as \eta_p = \sum_{k=1}^{K} \eta_k / g, \eta_s will be equal to g (as \eta_s = \sum_{k=1}^{K} \eta_k). Consequently, V_{max} = g(v_{C_a} + v_{C_b}). In all comparisons presented in this paper, g = 1. However, this parameter can assume other values and increase or decrease V_{max}. If isolation is not required, one transformer can be removed. In this case, if the transformer T_1 is removed, the turns ratios of the other transformers will be calculated as the original values divided by \eta_1 and the dc-link voltages will be calculated as the original values multiplied by \eta_1.

As an example, consider the topology with N_{leg} = 6 and g = 1. \eta_1 = 2 and \eta_2 = 1 are obtained from (2). Then \eta_p = (\eta_1 + \eta_2) / g = 3 and thus \eta_1 = 2/3 and \eta_2 = 1/3 (transformers turns ratios). Using (2), the dc-link voltage ratio is calculated as v_{C_a} = 7v_{C_b}. Then N_{isl} = 49 is obtained from (3). The number of voltage levels can be reduced using different dc-link voltage ratios to divide the number of voltage level redundancies (e.g., when v_{C_a} = 6v_{C_b}, N_{isl} = 43 and, when v_{C_a} = 5v_{C_b}, N_{isl} = 37). These redundancies can be selected to reduce the switching frequency of the converter.

\eta_a and v_{C_a}/v_{C_b} can also be selected to improve the converter symmetry. In this case, when N_{leg} = 6, all the transformers have the same turns ratio (\eta_1 = 1/2 and \eta_2 = 1/2), the dc-link voltages are equal (v_{C_a} = v_{C_b}), and the topology generates up to 9 levels. The symmetric operation becomes more interesting when it is desired to minimize the rating of the components.

IV. GENERAL CONFIGURATIONS COMPARISON

In this section, the configurations are compared in terms of several characteristics. Table I shows the main parameters of the converters as well as the corresponding parameters to maximize N_{isl}. CSL-2D has twice the number of dc links of the conventional configurations. However, its dc link with the lowest voltage can be a floating capacitor (i.e., not be connected to a voltage supply). Besides, this configuration has the lowest number of transformers for the same number of legs. The lower expenses with transformers may overcome the cost of the second dc link.

[16] presents a methodology to calculate the parameters of CHB and CSL-1D such as N_{isl} is maximized. V_{max} = v_C for the conventional configurations and V_{max} = v_{C_a} + v_{C_b} for the proposed one. The transformers voltage ratings for all topologies are V_{max}.

Table I compares the configurations in terms of N_{isl}, transformers turns ratios and dc-link voltage ratio (in the case of CSL-2D). For CHB, K is the number of H-bridges, k represents the H-bridge such k = \{1, 2, ..., K\}, 1, 2, k represent the two legs of the H-bridge k, and \eta_k is the turns ratio of the transformer connected to the H-bridge k. For CSL-1D, K is the number of non-shared legs, s represents the shared leg, while k represents the non-shared legs such k = \{1, 2, ..., K\}, and \eta_k is the turns ratio of the transformer whose primary terminals are connected to legs s and k.

The topologies can also be compared considering the ratings. Table II provides the voltage (V_{rat}) and current (I_{rat}) ratings of the switches, respectively, in the condition analyzed.

TABLE II

<table>
<thead>
<tr>
<th>Parameter</th>
<th>CSL-2D</th>
<th>CSL-1D</th>
<th>CHB</th>
</tr>
</thead>
<tbody>
<tr>
<td>s_a/s_b</td>
<td>k_a/k_b</td>
<td>s</td>
<td>k</td>
</tr>
<tr>
<td></td>
<td>\frac{1}{2} \left(\frac{N_{isl}/2 - 1 - k}{\eta_a}\right) - 1</td>
<td>\frac{1}{2} \left(\frac{N_{isl} - 1 - k}{\eta_a}\right) - 1</td>
<td>\frac{1}{2} \left(\frac{N_{isl}/2 - 1 - k}{\eta_a}\right) - 1</td>
</tr>
<tr>
<td>V_{rat}</td>
<td>\frac{2N_{isl}/2 - 1}{2N_{isl}/2 - 1}</td>
<td>\frac{1}{2} \left(\frac{N_{isl}/2 - 1}{\eta_a}\right) - 1</td>
<td>1</td>
</tr>
</tbody>
</table>

The converters whose legs are connected to v_{C_a} and v_{C_b} are named converters a and b, respectively. As shown in Table II, one of CSL-1D legs will process all the load current. In the case of CHB, this does not happen. Its switches always process a fraction of the load current. Considering CSL-2D, two of its legs process all the load current. Besides, the legs of converters a and b are in series (i_{sa} = -i_{sb} and i_{ka} = -i_{kb}). CHB and CSL-1D do not have series connected legs. Consequently, CSL-2D will have higher conduction losses. As shown in Table II, CSL-2D has the lowest switch voltage rating. The switches of converter b have a significantly lower voltage rating than the ones of converter a. The PWM strategy can be implemented to minimize the switching frequency of converter a and reduce the switching losses of the topology.

Fig. 2 shows the maximum number of levels per transformer/leg when the configurations have the same number of legs/translormers. The same figure also shows V_{rat} in each
leg per transformer/leg when the configurations have the same number of legs/transformers. CSL-2D has the best results in terms of number of levels. On the other hand, CSL-1D has a better result than CHB when both topologies have the same number of legs, while the opposite happens when both topologies have the same number of transformers. Considering \( V_{rat} \), CSL-2D has the best results because its switches only process part of the rated voltage of the system.

V. UNIDIMENSIONAL (1-D) MODULATION TECHNIQUE

Fig. 3 shows the representation of the voltage levels, auxiliary variables \( v_{ta} \) and \( v_{tb} \), and respective switching combinations generated by CSL-2D with \( N_{leg} = 6 \). In this case, \( \eta_1 = 2/3, \eta_2 = 1/3, v_{C_a} = 7v_{C_b} \), and \( N_{trf} = 49 \). \( V_x = \frac{\pi}{3}v_{C_b} \), \( x \) is an integer between \(-24 \) and \( 24 \), \( v_y = v_{C_a} + v_{C_b} \) and \( Q_{n_a,n_b} \) represents a switching combination, where \( n_a \) and \( n_b \) are the binary numbers \( q_1,q_2,q_3 \), and \( q_1,q_2,q_3 \), respectively, converted to decimal numbers. For example, if \( q_1 = 0 \), \( q_2 = 1 \), and \( q_3 = 1 \), \( n_a = 3 \).

Only the voltage levels with \( v \geq 0 \) are represented in Fig. 3 given that they are symmetric with respect to 0. This means that \( V_{-24} \) is generated by switching combinations complementary to the combinations that generate \( V_z \). For example, as \( Q_{0,1} \) generates \( V_{24} \), \( V_{-24} \) is generated by \( Q_{1,6} \).

\( v_i^* \) represents the voltage to be generated by the converter. The reference voltage should be synthesized by the voltage levels \( V_y \) and \( V_z \) such \( V_y \leq v_i^* \leq V_z \). Usually, these voltage levels are the ones closest to \( v_i^* \) as this reduces the harmonic distortion of the generated voltage. However, the utilization of non-consecutive voltage levels sometimes is interesting. To implement the technique, it can be written that \( \frac{v_i^*}{V_y} = \frac{v_i^*}{V_y} + \frac{1}{T}V_a + T = t_a + t_z \), where \( t_a \) and \( t_z \) are the application times of the voltage levels \( V_y \) and \( V_z \), respectively.

VI. FLOATING CAPACITOR REGULATION

The instantaneous load power \( P_l \) and the instantaneous powers in dc links \( a \) and \( b \), \( P_{C_a} \) and \( P_{C_b} \), are given by

\[
P_l = v_b^*i_b = -P_{C_a} - P_{C_b} \tag{4}
\]

where \( P_{C_a} = -v_a^*i_a \) and \( P_{C_b} = v_b^*i_b \).

A positive/negative instantaneous power means the dc link is receiving/giving power at the considered instant. In this section, CSL-2D is analyzed with \( N_{leg} = 6 \) and \( N_{trf} = 49 \) (see Fig. 3). As \( v_{C_a} \) is small compared with \( v_{C_a} \) (\( v_{C_a} = 7v_{C_b} \)), the operation of dc link \( b \) as a floating capacitor is interesting.

As one can see in Fig. 3, the voltage levels are generated by a unique combination of the auxiliary variables \( v_{ta} \) and \( v_{tb} \). This means that a voltage level does not have redundancies in terms of \( P_{C_a} \) and \( P_{C_b} \). In this case, non-consecutive voltage levels may be utilized to regulate \( v_{C_b} \).

The voltage levels that contribute to increase/decrease \( v_{C_b} \) are the ones in which \( P_{C_b} \) is positive/negative. In the beginning of the sampling period, \( v_{C_b} \) is compared with its reference value \( v_{C_b}^* \). If this voltage is within the tolerable balancing range (or hysteresis band), \( v_i \) is synthesized using the two closest voltage levels. Otherwise, in order to decide which voltage levels to utilize to increase/decrease \( v_{C_b} \), the following steps are done:

- Step 1: select the two closest voltage levels that can synthesize \( v_i^* \).
- Step 2: does one of these voltage levels generate a positive/negative \( P_{C_a} \), and does the other generate a positive/negative or equals zero \( P_{C_b} \)? If yes, use these levels to increase/decrease \( v_{C_b} \). If no, go to the next step.
- Step 3: exchange one of these voltage levels by the closest voltage level that can synthesize \( v_i^* \) with a lower/higher value of \( P_{C_a} \) (if such voltage level cannot be found, \( v_{C_b} \) cannot be increased/decreased at this moment and the voltage levels from step 1 should be used). Is a slow increase/decrease of \( v_{C_b} \) needed? If yes, use these voltage levels. If no, go to the next step.
- Step 4: select the two closest voltage levels that can synthesize \( v_i^* \) with \( v_{ta} = v_{C_a}, v_{tb} = -v_{C_b} \), when \( i_t \geq 0 \), or \( v_{ta} = -v_{C_a}, v_{tb} = v_{C_b} \), when \( i_t < 0 \). Use these voltage levels to promote a fast increase/decrease of \( v_{C_b} \).

For example, consider that \( 19/24v_{C_a} \leq v_i^* \leq 20/24v_{C_a} \) and \( i_t \) is positive. The two closest voltage levels that synthesize \( v_i^* \) are \( V_{19} \) and \( V_{20} \) (step 1). If \( v_{C_a} \) should increase, \( V_{19} \) and \( V_{20} \) can be used (step 2). If \( v_{C_a} \) should decrease: \( V_{19} \) and \( V_{20} \) cannot be used (step 2). \( V_{19} \) can be replaced by \( V_{17} \) to provide a slow decrease of \( v_{C_b} \) (step 3). \( V_{17} \) and \( V_{24} \) can be utilized to promote a fast decrease of \( v_{C_b} \) (step 4).

Using the steps 1 to 4, the floating dc link (\( v_{C_b} \)) is regulated by properly choosing switching combinations that control the power flow direction. The PWM strategy performs the mechanism to define the switching combinations, which are established prior to the implementation of the converter. Thus, the regulation algorithm can be done in a short computation time, once there are no complex real-time calculations.

\( P_{C_a} \) and \( P_{C_b} \) represent the mean power of dc links \( a \) and \( b \), respectively, during a complete cycle of \( v_i \). A steady-state analysis of CSL-2D with 1-D modulation using the closest voltage levels over several modulation indexes was done. The results of CSL-2D with \( N_{leg} = 6 \) and \( N_{trf} = 49 \) are shown in Fig. 4. This figure shows \( P_{C_a} \) versus \( m_a \), normalized in relation to the load power \( P_l \). The operating points in which \( P_{C_b} = 0 \) are highlighted. In these points, all the load power...
is processed by dc link $a$. This situation is interesting when dc link $b$ is a floating capacitor because $v_{Ca}$ will be naturally regulated (i.e., no regulation strategy will be needed most of the time) and dc link $b$ will contribute only with the generation of the voltage levels.

![Fig. 4. Mean power of dc link $b$ versus $m_a$ (CSL-2D with $N_{ileg} = 6$ and $N_{ival} = 49$).](image)

Steady-state analyses of CSL-2D with $N_{ileg} = 6$ and an intermediate $N_{ival}$ (43 and 37) were also done. In these cases, some voltage levels have redundancies in terms of $v_a$ and $v_b$ (i.e., redundancies in terms of $p_{Ca}$ and $p_{Cb}$) that can be utilized to regulate the floating capacitor voltage. With $N_{ival} = 43$ ($v_{Ca} = 6v_{Cb}$) and $N_{ival} = 37$ ($v_{Ca} = 5v_{Cb}$), $v_{Ca}$ can be regulated using only voltage level redundancies when $0.45 \leq m_a \leq 0.93$ and $m_a \leq 0.99$, respectively. As already explained, there are no voltage level redundancies when $N_{ival} = 49$.

Simulations were also done to verify if the floating capacitor could be regulated with any modulation index and load power factor using distant voltage levels, when necessary. The floating capacitor of CSL-2D with $N_{ival} = 49$ and 43 can be regulated for any $m_a$ (CSL-2D with $N_{ival} = 37$ can regulate the floating capacitor when $m_a \leq 0.99$).

When generating 49 levels and $N_{ileg} = 6$, the operation of CSL-2D with two dc power sources is reasonable, as the power processed by dc link $b$ is low (when $m_a \geq 0.75$, the power processed by dc link $b$ is always lower than 4.4% of $P_l$). In this case, no floating capacitor regulation needs to be done and the closest voltage levels are always utilized.

### VII. Configurations Comparison with $N_{ileg} = 6$

In this section, a comparative analysis of the investigated topologies with $N_{ileg} = 6$ is performed. The conventional topologies operate with $N_{ival}$ maximized (i.e., their parameters are calculated according to the equations in Table I) and CSL-2D operates with $N_{ival}$ equals 49, 43, and 37 ($v_{Ca} = 7v_{Cb}$, $v_{Ca} = 6v_{Cb}$, and $v_{Ca} = 5v_{Cb}$, respectively).

Table III shows the system parameters used in the analysis and the converter parameters are calculated based on Table I. It is worth noting that, for the same system parameters, each studied topology has different switches, dc links, and transformers ratings. All configurations were implemented using 1-D modulation. The voltage levels are applied symmetrically with respect to half of the sampling interval and the redundancies are selected so the switching frequency is minimized.

### A. Components Rating

The voltage rating of the switches is represented in Table IV and are normalized in relation to $V_{max}$ ($V_{max} = v_{Ca} + v_{Cb}$ for CSL-2D and $V_{max} = v_{C}$ for CHB and CSL-1D). As $m_a = 1$, $V_{max} = \sqrt{2}V_l^*$. The switches whose legs are connected to dc links $a$ and $b$ have voltage ratings $v_{Ca}$ and $v_{Cb}$, respectively. For example, the voltage rating of the converter $a$ (legs $w_a$) when $v_{Ca} = 7v_{Cb}$ is $v_{Csa} = v_{Csa} + v_{Cto} = 87.5\%$ of $V_{max}$. Considering CSL-1D and CHB, the dc-link voltage is $v_C$ and, consequently, the voltage rating of all switches is $v_C$ (100% of $V_{max}$). As one can see, CSL-2D has switches with the lowest voltage rating.

The current rating for the switches of each leg was also computed. Table V shows the current rating for the switches of each leg, normalized with respect to the load current. These results agree with the equations given in Table II.

### Table III

<table>
<thead>
<tr>
<th>Parameter Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference load voltage $V_l^*$</td>
</tr>
<tr>
<td>Modulation index $m_a$</td>
</tr>
<tr>
<td>Load power $P_l$</td>
</tr>
<tr>
<td>Load power factor $\cos \phi$</td>
</tr>
<tr>
<td>Load frequency $f_l$</td>
</tr>
<tr>
<td>Sampling frequency $f_s$</td>
</tr>
</tbody>
</table>

$^*$ This value is modified in the losses analysis.

### Table IV

<table>
<thead>
<tr>
<th>Leg</th>
<th>CSL-2D</th>
<th>CSL-1D</th>
<th>CHB</th>
</tr>
</thead>
<tbody>
<tr>
<td>$N_{ival}$</td>
<td>$N_{ival}$</td>
<td>$N_{ival}$</td>
<td></td>
</tr>
<tr>
<td>$w_a/all$</td>
<td>87.5/85.71/83.33</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>$w_b$</td>
<td>12/14/29/16.67</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

Considering CSL-2D, as converters $a$ and $b$ are in series, the current rating of legs $w_a$ and $w_b$ is the same. Besides, the shared legs $s_a$ and $s_b$ process 100% of the load current. CSL-1D has the leg $s$ processing 100% of $i_l$, but the other legs have a parallel connection behavior and each leg processes a

![Fig. 3. Representation of the voltage levels generated by CSL-2D with $N_{ileg} = 6$ and $N_{ival} = 49$ ($m \geq 0$).](image)
different portion of $i_i$, CHB legs process only a portion of $i_i$. Consequently, in terms of switches current rating, CHB and CSL-1D have the best performance. These results do not depend on the load power factor or modulation index.

### TABLE V

<table>
<thead>
<tr>
<th>Topology</th>
<th>Leg</th>
<th>$s_a/s_l$</th>
<th>$1a/1l$</th>
<th>$2a/2l$</th>
<th>$s_b/s_l$</th>
<th>$1b/1l$</th>
<th>$2b/2l$</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSL-2D</td>
<td>1.1</td>
<td>1.1</td>
<td>2.1</td>
<td>2.1</td>
<td>1.2</td>
<td>1.2</td>
<td>2.2</td>
</tr>
<tr>
<td>CSL-1D</td>
<td>1.1</td>
<td>2.1</td>
<td>1.2</td>
<td>2.2</td>
<td>1.3</td>
<td>1.3</td>
<td>2.3</td>
</tr>
<tr>
<td>CHB</td>
<td>69.23</td>
<td>69.23</td>
<td>23.08</td>
<td>23.08</td>
<td>7.69</td>
<td>7.69</td>
<td></td>
</tr>
</tbody>
</table>

The transformers voltage ratings are the same for all the topologies, $v_{C1} = 312$ V. The mean power transferred by the transformers $T_1$ and $T_2$ of CSL-2D is around 70% and 30% of the load power, respectively. In CHB, $T_1$ processes almost all the load power, which is 82.68%. While in CSL-1D the power processed by $T_1$, $T_2$, $T_3$, $T_4$, and $T_5$ is 58.88%, 24.41%, 10.78%, 3.68%, and 2.25% of the load power, respectively. These values do not depend on the power factor, however they depend on $m_a$ and the PWM technique.

A high number of transformers can considerably increase the total volume of the converter. Besides, the power processed is an important parameter for the size of a transformer. C2L-2D is a good option because it has a low number of transformers (unlike CSL-1D) and the power is not mostly concentrated in only one transformer as the case of CHB. Therefore, CSL-2D might have a higher power density than the conventional multilevel structures analyzed in this paper. Proposed and conventional topologies can have one transformer less when isolation is not a system requirement (in this case, the transformer of CSL-2D that transfers almost 70% of the power can be removed).

### B. Generated Voltages and Harmonic Distortions

Fig. 5 shows the generated voltages of CHB (27 levels), CSL-1D (63 levels), and CSL-2D (49, 43, and 37 levels).

The harmonic distortion is calculated using the weighted total harmonic distortion (WTHD) of the voltages generated by the converter, given by

$$WTHD(\%) = \frac{100}{\gamma_1} \sqrt{\sum_{h=2}^{N_h} \left(\frac{\gamma_h}{h}\right)^2} \quad (5)$$

where $\gamma_1$ is the fundamental voltage amplitude, $\gamma_h$ is the corresponding harmonic component amplitude of the $h$th order, and $N_h$ is the number of considered harmonics ($N_h = 1000$).

As $N_{tol}$ is the maximum number of voltage levels generated when $m_a = 1$, it is worthwhile to mention that the number of voltage levels actually generated decreases when $m_a$ decreases. Fig. 6 shows the WTHD of the topologies with several values of $m_a$. CSL-1D has the best WTHD results, while CHB has the worst WTHD values. This outcome was expected, as the harmonic distortion decreases with the increase in the number of voltage levels. CSL-2D has an intermediate WTHD result. When CSL-2D has two dc power sources, these WTHD values are always valid. When CSL-2D has only one dc power source, the floating capacitor needs to be regulated.

When CSL-2D with $N_{leg} = 6$ has $N_{tol} = 43$ and 37, the floating capacitor can be regulated using only voltage levels redundancies when $0.45 \leq m_a \leq 0.93$ and $m_a \leq 0.99$, respectively (see section VI). In this case, the regulation is done without increasing the WTHD. CSL-2D can also operate with the modulation indexes that make the dc link $b$ mean power equals zero. In these points, dc link $b$ is naturally regulated and the best voltage levels are utilized most of the time (keeping the WTHD values good).

### C. Power Losses and Switching Frequencies

The semiconductor losses analysis of the investigated configurations was obtained using PSIM’s Thermal Module and the power device utilized in this analysis is SKM50GB063D from SEMIKRON. In addition, the transformers losses have been estimated using the methodology presented in [25]. Table VI shows the conduction, switching, transformers, and total losses ($P_{cd}$, $P_{sw}$, $P_{tr}$, and $P_{tot}$, respectively) of the topologies. As the CSL-1D has the highest number of levels and consequently the lowest WTHD, its WTHD is taken as reference. A minimum sampling frequency ($f_s$) of 7.56 kHz is needed to synthesize its 63 levels, which produces a WTHD equals 0.0149%. The sampling frequency of the other topologies was adjusted so they also operate with a 0.0149% WTHD and these $f_s$ values were utilized in the losses investigation.

Table VI compiles the power losses of the topologies, while Table VII shows the mean frequency of the switches of each leg over a complete period of the generated voltage in the same conditions as the losses investigation, as well as the sampling frequency applied. In these cases, it is considered that CSL-2D has two dc power sources and all topologies operate with $m_a = 1$.

### TABLE VI

Power losses of the topologies with $v_{iWTHD} = 0.0149\%$, normalized in relation to $P_l$ (operation with $m_a = 1$ and without floating capacitor)

<table>
<thead>
<tr>
<th>Topology</th>
<th>$P_{cd}$ (%)</th>
<th>$P_{sw}$ (%)</th>
<th>$P_{tr}$ (%)</th>
<th>$P_{tot}$ (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSL-2D</td>
<td>1.159/1.1521.153</td>
<td>0.502</td>
<td>0.449</td>
<td></td>
</tr>
<tr>
<td>CSL-1D</td>
<td>0.195/0.155/0.181</td>
<td>0.815</td>
<td>1.120</td>
<td></td>
</tr>
<tr>
<td>CHB</td>
<td>4.0000/3.990/3.990</td>
<td>4.090</td>
<td>4.250</td>
<td></td>
</tr>
<tr>
<td>CSL-2D</td>
<td>5.3485/5.3975/5.324</td>
<td>5.407</td>
<td>5.819</td>
<td></td>
</tr>
</tbody>
</table>

As converters $a$ and $b$ are connected in series, CSL-2D has the highest conduction losses. CSL-2D has the lowest switching losses in part because converters $a$ and $b$ have lower dc-link voltages than CHB and CSL-1D. The switching frequency of converter $a$ is considerably lower than the one of converter $b$. This also explains the good results of the topology in terms of switching losses. The largest portion of the switching losses is from converter $b$.

CSL-2D with $N_{tol} = 43$ has the best results in terms of semiconductor losses and switching frequency. This happens
because it has more voltage levels redundancies that are utilized to decrease the mean switching frequency of each leg. Given that losses are very dependent on the operation point, the most suitable configuration depends on the application. Both CSL-2D and CSL-1D have better results than CHB. As CSL-1D has good results in terms of conduction losses, this topology is interesting for applications with high current. On the other hand, as CSL-2D has the lowest switching losses, this converter is a good option for application with high voltage. It is worth to mention that, CSL-2D has the lowest number of transformers and the lowest transformer losses.

The power losses and mean switching frequencies values were also analyzed considering that CSL-2D has a floating capacitor. $m_a$ values are 0.919, 0.9, and 0.912 when $N_{vol} = 49$, 43 and 37, respectively, and the losses and switching frequencies results are shown in Tables VIII and IX. The maximum $m_a$ with mean power in dc link $b$ equals zero of CSL-2D with $N_{vol} = 43$ and 37 can be increased to 0.934 and 0.937, respectively, at the cost of using redundancies that increase the mean frequency of the switches. As one can see, these results are still better than the ones of the CHB with $m_a = 1$.

![Fig. 6. $v_{WTHD}$ versus $m_a$ when $f_s = 10.02$ kHz ($N_{vol}$ is the maximum number of voltage levels generated when $m_a = 1$).](image)

**Table VII**

<table>
<thead>
<tr>
<th>Topology</th>
<th>Leg</th>
<th>Converter</th>
<th>$f_s$</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSL-2D</td>
<td>s_a/s</td>
<td>a</td>
<td>1.1</td>
</tr>
<tr>
<td></td>
<td>2a/2</td>
<td>b</td>
<td>1.2</td>
</tr>
<tr>
<td></td>
<td>s_b/s</td>
<td>a</td>
<td>1.3</td>
</tr>
<tr>
<td>CHB</td>
<td>1.5</td>
<td>b</td>
<td>2.5</td>
</tr>
</tbody>
</table>

**Table VIII**

Power losses of CSL-2D with $v_{WTHD} = 0.0149\%$, normalized in relation to $P_1$ (operation with the mean power in dc link $b$ equals zero)

<table>
<thead>
<tr>
<th>$N_{vol}$</th>
<th>49</th>
<th>37</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P_{ed}$ (%)</td>
<td>1.158</td>
<td>1.159</td>
</tr>
<tr>
<td>$P_{sw}$ (%)</td>
<td>0.222</td>
<td>0.173</td>
</tr>
<tr>
<td>$P_{tr}$ (%)</td>
<td>4.040</td>
<td>4.050</td>
</tr>
<tr>
<td>$P_{ts}$ (%)</td>
<td>5.420</td>
<td>5.382</td>
</tr>
</tbody>
</table>

**Table IX**

<table>
<thead>
<tr>
<th>Topology</th>
<th>Leg</th>
<th>Converter</th>
<th>$f_s$</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSL-2D</td>
<td>s_a/s</td>
<td>a</td>
<td>1.1</td>
</tr>
<tr>
<td></td>
<td>2a/2</td>
<td>b</td>
<td>1.2</td>
</tr>
<tr>
<td></td>
<td>s_b/s</td>
<td>a</td>
<td>1.3</td>
</tr>
</tbody>
</table>

**D. A comment on reliability**

Define $V_i = 1$ p.u. and $N_{leq} = 6$. Consider CSL-2D operating with $m_a = 0.875$ and the dc-link voltage ratio $v_{Ca}/v_{Cb} = 7$ (i.e., $N_{vol} = 49$). In this case, the dc-link voltages of CSL-2D are calculated as $v_{Ca} = (7/8)/0.875$ p.u. = 1 p.u. and $v_{Cb} = (1/8)/0.875$ p.u. = 0.143 p.u. On the other hand, consider CHB and CSL-1D with $m_a = 1$. Their dc-link voltages are calculated as $v_C = 1$ p.u. As $v_{Ca} = 1$ p.u., CSL-2D can be rearranged to work only with the converter a during a faulty condition in converter b. Consequently, the reliability of CSL-2D can be improved by the operation with a lower modulation index (in this case, $m_a = 0.875$). The same idea can be applied to CSL-2D with $N_{vol} = 43$ and $N_{vol} = 37$.

![Fig. 5. Voltages synthesized by CSL-2D (49, 43, and 37 levels), CSL-1D (63 levels), and CHB (27 levels) using the parameters in Table III.](image)
In order to verify and support the simulation and theoretical analysis, the CSL-2D converter has been built and investigated in laboratory. The experimental setup used during the tests is shown in Fig. 7. The main components of the workbench are highlighted in the image. A variac and a single-phase rectifier with a diode bridge provide the dc power supply. The power stage of the converter includes devices from SEMIKRON, with the switches being IGBT legs with dedicated drivers (SKHI23). Each converter (a or b) has a dc-link capacitance bank of 2200 µF rated at 900 V. The legs, sensors, dc source, and dc-link connections are located below the converter’s modules. The RL load and transformers are at the bottom of the figure. A digital signal processor (DSP) TMS320F28335 with plug-in boards and sensors are used to gating signals generation and to measure variables.

The CSL-2D topology was evaluated with \( m_a = 0.919 \) and four different load conditions:

- case 1: RL load (load resistance and inductance \( R_l = 27 \) Ω and \( L_l = 7 \) mH, respectively) with \( \cos \varphi = 0.99 \);
- case 2: RL load \( (R_l = 10 \) Ω and \( L_l = 60 \) mH, respectively) with \( \cos \varphi = 0.404 \);
- case 3: non-linear load;
- case 4: load variation (an RL load had a 37.6% current step increase).

The startup results of CSL-2D with \( m_a = 0.919 \) and the load of case 1 are shown in Figs. 8a (simulation) and 9a (experiment). Note that during the simulations the floating capacitor reaches the correct value in less than two cycles of the generated voltage, while during the experiments it takes about two cycles. A larger view of the voltage synthesized in the same conditions is shown in Figs. 8b (simulation) and 9b (experiment). As one can see, the load voltage is multilevel, as expected.

![Fig. 7. Experimental setup.](image)

**Table X**

<table>
<thead>
<tr>
<th>Parameter used in simulations and experimental tests of CSL-2D</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference load voltage ( V_{l1} )</td>
<td>110 V (rms)</td>
</tr>
<tr>
<td>Dc-link voltages ( v_{C_{a}}, v_{C_{b}} )</td>
<td>148.75, 21.25 V</td>
</tr>
<tr>
<td>Transformers turns ratios ( \eta_1, \eta_2 )</td>
<td>2/3, 1/3</td>
</tr>
<tr>
<td>Load modulation index ( m )</td>
<td>0.919</td>
</tr>
<tr>
<td>Dc-link capacitances ( C_{d} )</td>
<td>2200 µF</td>
</tr>
<tr>
<td>Load frequency ( f_l )</td>
<td>60 Hz</td>
</tr>
<tr>
<td>Sampling frequency ( f_s )</td>
<td>10 kHz</td>
</tr>
</tbody>
</table>

Fig. 8. Simulation of CSL-2D with \( N_{leq} = 6, N_{lvl} = 49, m_a = 0.919 \), and load of case 1. (a) Start-up. (b) Larger view of \( v_l \).
In this paper, we have proposed a multilevel single-phase converter and its generalization. The basic configuration has six two-level IGBT legs (two legs are shared), two injection transformers and two dc links. Its lowest voltage dc link may be a floating capacitor or a small dc power source. The converter was applied as an inverter and compared with the conventional cascaded H-bridge and a generalized single-phase shared leg converter with one dc link. Compared with the conventional configurations, the proposed one has more levels per transformer/leg when the configurations have the same number of legs/transformers. The converters were compared in terms of several parameters. Simulations were performed to compare the converters in terms of harmonic distortions of the generated voltages and power losses. The proposed topology has better power losses results when operating with high voltages and low currents. Experimental results were provided to demonstrate the feasibility of the system.

**REFERENCES**


Fig. 10. Simulation of CSL-2D with $N_{\text{leg}} = 6$, $N_{\text{vol}} = 49$, and $m_a = 0.919$. Case 1: RL load with $\cos \varphi = 0.99$; Case 2: RL load with $\cos \varphi = 0.404$; Case 3: non-linear load; Case 4: load variation.

Fig. 11. Experimental results of CSL-2D with $N_{\text{leg}} = 6$, $N_{\text{vol}} = 49$, and $m_a = 0.919$ ($v_{C_a}$ and $v_{C_b}$ with 100 volts/division, $v_l$ with 200 volts/division, and $i_l$ with 10 amperes/division). Case 1: RL load with $\cos \varphi = 0.99$; Case 2: RL load with $\cos \varphi = 0.404$; Case 3: non-linear load; Case 4: load variation.

Nayara Brandão de Freitas (S’12) was born in Campina Grande, Brazil. She received the B.S. and M.S. degrees in electrical engineering in 2015 and 2016, respectively, from the Federal University of Campina Grande (UFCG), Campina Grande, where she is currently working toward the Ph.D. degree in electrical engineering. From January 2017 to March 2018, she served as chair of the UFCG PELS/IAS Student Branch Chapter. Since September 2018, she serves as PELS Student Membership Chair. Her current research interests include power electronics and electrical drives.

Cursino Brandão Jacobina (S’78-M’78-SM’98-F’14) was born in Correntes, Brazil, in 1955. He received the B.S. degree in electrical engineering from the Federal University of Paraíba, Campina Grande, Brazil, in 1978, and the Diplôme d’Études Approfondies and the Ph.D. degrees in electrical engineering from the Institut National Polytechnique de Toulouse, Toulouse, France, in 1980 and 1983, respectively. From 1978 to March 2002, he was with the Department of Electrical Engineering, Federal University of Paraíba, João Pessoa, Brazil. Since April 2002, he has been with the Department of Electrical Engineering, Federal University of Campina Grande, Campina Grande, Brazil, where he is currently a Professor of Electrical Engineering. His research interests include electrical drives, power electronics and energy systems.

Maxsuel Ferreira Cunha (S’18) was born in Guarabira, Brazil, in 1995. He received the B.S. degree in electrical engineering from the Federal University of Paraiba, João Pessoa, in 2017. He is currently working toward the M.S. degree in electrical engineering in Federal University of Campina Grande, Campina Grande, Brazil. His current research interests include power electronics, electrical drives, and smart materials.