

A Harmonic Suppression Scheme for Full Speed Range of a Two Level Inverter Fed Induction Motor Drive using Switched Capacitive Filter

Sumit Pramanick, Member, IEEE, R. Sudharshan Karthik, Member, IEEE, Najath Abdul Azeez, K. Gopakumar, Fellow, IEEE, Sheldon Williamson, Senior Member, IEEE and K.S. Rajashekar, Fellow, IEEE

Abstract—This paper proposes a novel harmonic suppression scheme for 2-level inverter fed 3-terminal induction motor drives using switched capacitive filter. Capacitor fed H-bridges used as filters are cascaded to conventional 2-level inverter to eliminate 5th and 7th order harmonics for the full modulation range including six-step operation. For the first time 2-level dodecagonal voltage space vector is implemented with single DC supply for 3-terminal induction motor drive. Enabling the switched capacitive filtering at low voltage domain and shifting the high frequency switching to the switched capacitive filter is shown. An uniform PWM technique is shown which charges and maintains the capacitor voltages while eliminating the 5th and 7th order harmonics for the full speed range.

Index Terms—Induction motors, AC drives, pulse width modulation, DC-link, harmonics, dodecagonal, space vector.

I. INTRODUCTION

For low voltage medium power drives application, conventional three phase 2-level inverter fed 3-terminal induction motor drive is widely used. For operation in the full speed range of the induction motor, the inverter has to operate in the overmodulation region and the six-step mode. In overmodulation region and six-step mode operation, substantial 5th and 7th order harmonics are generated in the phase voltage. The resulting 5th and 7th harmonic phase current, produce 6th harmonic torque ripple in the motor, which deteriorates precise speed control of the machine and sometimes even lead to mechanical breakaway [1].

To suppress the 5th and 7th order harmonics from the phase voltage of the 2-level inverter, LC line filters are used. But, LC line filters adds to the size, weight and cost of the drive system. Hence, for applications like electric vehicle drives, use of LC filters to enable the machine to operate in full speed range without the effect of 5th and 7th order harmonics, is not a viable option. Additionally inverter switching frequency is also increased to suppress the harmonics, which leads to increased switching loss, making the drive less efficient. Different modulation techniques are also used in the overmodulation region to filter the 5th and 7th order harmonics [2], [3].

Notches are introduced in the pole voltage waveform at pre-computed angles to selectively eliminate a particular harmonic from the phase voltage [4]–[9]. Selective Harmonic Elimination (SHE) requires intensive offline as well as online computation, which in many applications is a limitation to be implemented. Moreover, notches introduced in SHE doesn’t allow the six-step operation of the 2-level inverter, limiting the speed range of the drive.

Inverters switching dodecagonal (12-sided polygon) voltage space vectors has been shown to completely eliminate the 5th and 7th order harmonics from the phase voltage even for extreme 12-step operation [10]. The works in [10]–[16], have proposed several schemes for realization of multilevel dodecagonal voltage space vectors for high voltage, high power induction motor drives. However, multiple DC-supplies are used in those topologies which add up to the size of the inverter for voltage generation at specific ratios. The work in [17], shows a condition when additional DC-supplies can be replaced by capacitors for implementation of dodecagonal voltage space vectors for open-end winding configuration of IM drives. Hence, use of multiple DC-supplies are avoided in [17] for open-end winding induction motor drives.

The work presented in this paper gives a solution to overcome the mentioned problems associated with low voltage medium power 3-terminal induction motor (without requirement for open-end winding) drives, through the following contributions.

- A switched capacitive filtering scheme is proposed for the first time which eliminates 5th and 7th order harmonics from the phase voltage for the full modulation range including the overmodulation region and six-step operation of a 2-level inverter fed 3-terminal induction motor drive. Hence, the induction motor can be operated for the full speed range with complete elimination of 6th harmonic torque ripple.
- The high frequency switching is shifted to the low voltage switched capacitive filter. Thus, harmonic suppression is achieved without increase in the switching frequency of the 2-level inverter. This results in reduced switching loss with enhanced harmonic suppression, compared to 2-level inverter. The switched capacitive filter is realized
by capacitor fed H-bridges. As the capacitive filter is in low voltage domain (14.45% of DC-supply), the H-bridge switches can be implemented with low voltage devices like MOSFETS. Hence, the overall size, weight and cost of the drive can be drastically reduced when compared to the use of LC filters.

- For the first time a 2-level dodecagonal voltage space vector is implemented using single DC supply for a 3-terminal induction motor. Hence, multiple power supplies are avoided making the drive more compact for low voltage medium power applications. This also results in an increase in linear modulation range by 7.79% as compared to a conventional 2-level inverter.

- An uniform modulation technique is proposed for the entire speed range of the motor while 5th and 7th order harmonics are totally eliminated. The proposed PWM technique charges the capacitors at the set voltage at startup thus avoiding any precharging circuitry. The PWM technique is also shown to maintain the capacitor voltage while 5th and 7th order harmonic is completely eliminated.

- The instantaneous phase voltage never exceeds \((2/3)V_{DC}\) for which the machine windings are rated.

II. CONDITION FOR REPLACING DC-SUPPLY WITH CAPACITOR

The work in [10], realizes dodecagonal voltage space vectors for open-end winding configuration of IM drives, using two 2-level inverters from both sides of the winding terminals with DC-bus voltages of \(V_{DC}\) and \(0.366V_{DC}\). The work in [17], ensures that no active power is contributed from the secondary inverter feeding the open-end winding induction motor. Hence, the additional DC-supply can be replaced by a capacitor (controlled at voltage of \(0.289V_{DC}\)) as shown in Fig. 1. The condition for replacing additional DC-supplies with capacitors explained in this section is similar to [17], which was analysed for open-end winding induction motor drive. However the work presented in this paper is for 3-terminal induction motor drive, hence the vector switchings to maintain this condition are different from [17] and is explained in this section (Fig. 3). Also, in the current work three capacitors need to controlled, which is different from [17], where only one capacitor needs to be controlled.

Let the hexagonal voltage space vector that can be formed by inverter-1 in Fig. 1 be of radius \(V_{DC}\) and the radius of the resultant dodecagon that can be formed (by inverter-1 and inverter-2) be \(V_d\) (Fig. 2). If the fundamental voltages from both the possible voltage spaces are made equal, then active power contribution by the inverter-2 for the same load can be ensured to zero and hence, the DC-supply can be replaced by capacitor. For extreme step operation in hexagonal and dodecagonal voltage space, the fundamental phase voltages are \(0.637V_{DC}\) and \(0.659V_d\) respectively. By equating the two fundamental voltages, the radius of the dodecagon for which no active power is fed from inverter-2, is found in (1).

\[
0.659V_d = 0.637V_{DC}
\]

\[
V_d = 0.966V_{DC}
\] (1)

Two vectors of magnitude \(0.966V_{DC}\) (1D, 12D), 15° displaced from the hexagonal voltage space vector of magnitude \(V_{DC}\) (1H) can be generated by adding vector \(V_h\) to the vector 1H as shown in Fig. 3. By vectorial subtraction, the vector \(V_h\) is found out in (2).

\[
V_h = 0.966V_{DC} \angle 15^\circ - V_{DC} \angle 0^\circ
\]

\[
V_h = 0.259V_{DC} \angle -75^\circ
\] (2)

The vector \(V_h\) is generated in time average sense, by switching between adjacent vectors \(V_n1(5')\) and \(V_n2(4')\) with a duty ratio of \(k\). As the H-bridge capacitor stage forms a 3-level structure, the magnitude of \(V_n1\) and \(V_n2\) are \(2V_C\) (where, \(V_C\) is equal to capacitor voltage) and \(1.732V_C\) respectively (Fig. 3). From the volt-second balance the value of \(V_C\) and \(k\) are found out.

\[
0.259V_{DC} \angle -75^\circ \cdot T_1 = 2V_C\angle 120^\circ \cdot kT_1 + 1.732V_C \angle 90^\circ \cdot (1-k)T_1
\] (3)

Resolving (3) into \(\alpha - \beta\) axes and simplifying we get:

\[
0.259V_{DC} \cos 105^\circ = 2kV_C \cos 120^\circ + (1-k)1.732V_C \cos 90^\circ
\]

\[
0.259V_{DC} \sin 105^\circ = 2kV_C \sin 120^\circ + (1-k)1.732V_C \sin 90^\circ
\] (4) (5)
From (4) and (5) we get:

\[ V_C = 0.1445V_{DC} \]

\[ k = 0.464 \]  

Hence, the H-bridge capacitor voltage has to be controlled at 0.1445\(V_{DC}\) to generate the dodecagonal vectors for 5th and 7th order harmonic elimination.

### III. POWER CIRCUIT WITH SWITCHED CAPACITOR FILTER

The aim of this work is to generate the vectors as explained in previous section, for star connected IM. The open-end winding configuration enables inherent voltage vector subtraction. When these vectors are to be fed from one side of the winding, the vector subtraction will be substituted by vector addition. The voltage vector addition is possible for star connected IM, if the capacitors are connected in H-bridge configuration cascaded to 2-level configuration for each phase as shown in Fig. 4. Hence, the vectors \(V_{n1}\) and \(V_{n2}\) (Fig. 3) will be switched by the cascaded stage of capacitors connected in H-bridge configuration, to form the average vector \(V_h\) which will add up to the 2-level hexagonal vectors \((1H, 2H, \ldots 6H)\) to form the dodecagonal vectors \(1D, 2D, \ldots 12D\).

As the cascaded capacitor connected H-bridge stage can form a 3-level structure [18], to generate active vectors of magnitude 0.289\(V_{DC}\), the capacitor voltage can be equal to half that magnitude, 0.1445\(V_{DC}\). Hence, with this topology, an added advantage of lesser voltage stress for H-bridge switches and less \(dV/dt\) in pole voltage can be achieved. In Fig. 3, it is seen that the projection of the outer vector \(V_{n2}\) is always zero to the main 2-level primary vector \(1H\), as the vector \(V_{n2}\) of the 3-level configuration, lies at the mid-point of the sector \(3'0'5'\'). Hence, the instantaneous phase voltage never exceeds \(2/3V_{DC}\) (maximum phase voltage for conventional 2-level inverter), for which the machine windings are rated.

In linear modulation range, the maximum voltage space vector that can be realized by PWM for dodecagonal voltage space vector will have a radius equal to that of the inscribed circle for the dodecagon as shown in Fig. 5. The radius of the inscribed circle \(OX\), is computed in (8).

\[ OX = OB \cos 60^\circ \]

\[ OX = 0.966V_{DC} \times 0.966 = 0.933V_{DC} \]  

(8)

From (8), the peak of the fundamental of the phase voltage is computed in (9).

\[ V_{phase.pk} = (2/3)0.933V_{DC} = 0.622V_{DC} \]  

(9)

Hence, the maximum modulation index possible is 0.622 in linear modulation range. In 2-level inverter the maximum modulation index in linear range possible is 0.577. Hence, an increase of 7.79% in maximum modulation index in linear range is obtained with the proposed topology.

### IV. CAPACITOR VOLTAGE CONTROL

The cascaded layer of capacitor connected H-bridge can either add (1), subtract (-1) or bypass (0) the capacitor voltage over the 2-level pole voltage. For a given direction of the load current the H-bridge states \(-1\) and \(0\) will have charging effect and no effect respectively, on the capacitor voltage as shown in Fig. 6.

To synthesize vector \(1D\), the capacitor connected H-bridges has to add the vector \(V_h\) to the 2-level vector \(1H\). Consider, the vector \(1D\) to be generated for duration \(T_1\). Hence, the H-bridges has to apply \(5'\) for \(kT_1\) and \(4'\) for \((1-k)T_1\). \(5'\)
is formed by the H-bridge state of (-11-1) and 4' formed by the H-bridge states of (01-1). It can be observed that while switching 5' and 4', the phase current will have charging and bypassing effect respectively, on the R-phase capacitor $C_R$. The voltage controller modulates the value of $k$ based on current value of $C_R$ voltage, to control the voltage of $C_R$ when vector 1D is generated. Similarly, other phase capacitor voltages are controlled when other vectors of the dodecagons are generated. Depending on the sector number, the appropriate capacitors can be controlled as shown in Fig. 7. It should be noted that when vectors 5' and 4' are applied for generation of dodecagonal vector 1D, switching states 1 and -1 are applied continuously for $C_Y$ and $C_B$ respectively. Hence, capacitors $C_Y$ and $C_B$ will see the natural ripple due to the phase current of the machine when vector 1D is generated. $C_Y$ and $C_B$ can be controlled when vectors (4D, 5D, 10D, 11D) and (2D, 3D, 8D, 9D) are generated respectively as shown in Fig. 7.

Three separate integral controllers are implemented for the capacitor voltages of three phases. They give the outputs $k_R, k_Y, k_B$ according to the respective capacitor voltage feedback. The sector number is used to multiplex the value of $k$ to the corresponding controller outputs as shown in Fig. 8.

The worst case capacitor ripple will occur for extreme 12-step(50Hz) operation. At 50Hz (time period of 20ms) each active vector is being switched for $30^\circ$ duration (1.67ms) Hence, the capacitor has to be sized for 1.67ms. Thus, the size of the capacitor can be determined by (10).

$$C = \frac{T_{30^\circ} \cdot I_{\text{rated}}}{\Delta V_C} \quad (10)$$

V. PWM GENERATION

To calculate the active vector timing duration the reference voltage vector is required. Once, reference voltage vector is obtained it can be resolved into $V_\alpha, V_\beta$. The active vector timings can be calculated as shown below [13], where $S$ is the sector number:

$$T_1 = \frac{2T_s}{V_d} \left[ \sin(S \cdot 30^\circ - 15^\circ) \cdot V_\alpha - \cos(S \cdot 30^\circ - 15^\circ) \cdot V_\beta \right]$$

$$T_2 = \frac{2T_s}{V_d} \left[ -\sin((S-1) \cdot 30^\circ - 15^\circ) \cdot V_\alpha - \cos(S \cdot 30^\circ - 15^\circ) \cdot V_\beta \right]$$

$$T_0 = T_s - T_1 - T_2 \quad (11)$$

The active vector durations and the duty ratio $k$ is sampled at the start of the sampling interval. Depending on sector number switching state decoders generate the switching states for the primary and secondary inverters.

Once, the active vector time durations are calculated and $k$ is sampled at $T_{\text{start}}$ of a sampling interval (Fig. 9), PWM1, PWM2 and PWM3 are generated, which gives the active vector duration information to the switching state decoder. PWMC1 and PWMC2 gives the information of $k$ to the switching state decoder for the H-bridges. The PWM scheme is shown in Fig. 9. The switching state decoder, decodes the switching states from the sector number information and drives the gate driver of the switches. Based on the vector formation scheme explained in previous sections the switching table is shown in Table I. The 2-level inverter and H-bridge switching states required to generate a particular vector in the dodecagonal vector space is shown in Table I. For the 2-level inverter 1 indicates the pole voltage connected to the positive rail of the DC-supply and 0 indicates the pole voltage connected to the negative rail of the DC-supply. For the H-bridge states, $1, -1, 0$ indicate capacitor voltage addition, subtraction and
TABLE I
SWITCHING STATES FOR 2-LEVEL INVERTER AND CASCADED H-BRIDGE FOR DODECAGONAL VOLTAGE SPACE VECTOR FORMATION

<table>
<thead>
<tr>
<th>ACTIVE VECTORS</th>
<th>2-LEVEL</th>
<th>H-BRIDGE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>k</td>
<td>(1-k)</td>
</tr>
<tr>
<td>1D</td>
<td>100</td>
<td>-11-1</td>
</tr>
<tr>
<td>2D</td>
<td>110</td>
<td>1-11-1</td>
</tr>
<tr>
<td>3D</td>
<td>110</td>
<td>-111-1</td>
</tr>
<tr>
<td>4D</td>
<td>010</td>
<td>1-1-1</td>
</tr>
<tr>
<td>5D</td>
<td>010</td>
<td>-1-11-1</td>
</tr>
<tr>
<td>6D</td>
<td>011</td>
<td>11-1</td>
</tr>
<tr>
<td>7D</td>
<td>011</td>
<td>1-11</td>
</tr>
<tr>
<td>8D</td>
<td>001</td>
<td>-1-1-1</td>
</tr>
<tr>
<td>9D</td>
<td>001</td>
<td>1-1-1</td>
</tr>
<tr>
<td>10D</td>
<td>101</td>
<td>-11-1</td>
</tr>
<tr>
<td>11D</td>
<td>101</td>
<td>11-1</td>
</tr>
<tr>
<td>12D</td>
<td>100</td>
<td>-1-1-1</td>
</tr>
</tbody>
</table>

bypassing over the 2-level pole voltage respectively.

VI. RESULTS
The experiment is performed on a 3-phase 3.7kW star connected induction motor at no-load. V/f profile is maintained for speed control of the motor. The timing calculations, voltage controllers and current direction sensing are done in TMS320F2812 DSP. The sector and PWM information is communicated to the switching state decoder, which generates the driving signal for the switches. Before the switching signal is fed to the gate drivers, a dead time of 2 \( \mu s \) is provided between the complementary switching signals. The switching state decoder and the dead time blocks are implemented in Xilinx Spartan-3 XC3S200 FPGA as shown in Fig. 10.

75A, 1200V Semikron SKM75GB12T4, IGBT based half-bridge modules are used for the 2-level inverter and 35A, 1200V FGA25N120ANTD IGBTs are used for the H-bridge switches. Considering the DC-bus to be 200V, the set value of the capacitor becomes 28.9V. The rated current for 3.7kW machine is approximately 5A and allowing a 5% ripple in the capacitor voltage, the value of the capacitor from (10) equates to 5800 \( \mu F \). Since, we are operating only at no-load 4400 \( \mu F \) capacitors are used for the H-bridge connected capacitors per phase. The steady state waveforms at 10Hz, 30Hz, 40Hz and extreme 12-step operation at 50Hz are shown in Fig. 11. The waveform for 10Hz is recorded with 4 samples per sector of the dodecagon or 48 samples in a fundamental cycle. The waveforms for 30Hz and 40Hz are recorded with 2 samples per sector of the dodecagon or 24 samples in a fundamental cycle. Synchronous PWM was used for all the frequency of operation. The normalized harmonic spectrum of the phase voltage is shown for 10Hz, 30Hz, 40Hz and 50Hz in Fig. 12. The harmonic analysis is done at 24 samples per fundamental cycles for 10Hz, 30Hz and 40Hz. From Fig.11d it can be seen that the primary inverter is operating at full modulation index(6-step) while the 5th and 7th order harmonic is totally eliminated from the phase voltage (as shown in Fig. 12d). The steady state voltage ripple in the H-bridge capacitors...
of the individual phases are shown in Fig. 13. It can be seen that the capacitor voltage is controlled for a duration equivalent to $120^\circ$ in the fundamental cycle, rest of the duration it is having a 6th harmonic ripple as shown in Fig. 13. From Fig. 13 it can also be observed that the voltage ripple (approximately 1V with set voltage at 28.9V) in the capacitor is approximately $0.7\% (\leq 5\%)$, which is well within acceptable limits. The current THD, for extreme 12-step operation(50Hz) as shown in Fig. 13 is 14.52\%. In Fig. 14 the transient voltage, current, DC-bus and capacitor voltage during motor startup is recorded. It can be seen that the voltage controller builds up the capacitor voltage to $0.1445$ times the DC-bus voltage. Hence, the H-bridge capacitors need no precharging circuitry. In Fig. 15, the closed loop transient waveform for machine speed reversal is shown. The machine speed is reversed from 48Hz to -48Hz. The smooth phase reversal can be seen from the phase current and the rotor position waveform. It can be seen that even during reversal the H-bridge capacitor voltage is tightly controlled at 28.9V (14.45\% of DC bus voltage of 200V).

In Fig. 16, the effectiveness of the voltage controller is shown. At $A$, the controller is disabled and the integrator of the integral controller is reset. It can be seen that the capacitor discharges. At $B$, the controller is again enabled and the capacitor voltage quickly builds up to the reference set.

In Table II the WTHD [19] comparison of phase voltages for the proposed inverter and conventional 2-level inverter is shown. The switching frequency of the 2-level inverters for both the proposed inverter and conventional case is kept constant according to the frequency of operation. It is clearly seen that the DC supply connected two-level inverter is switching at lower switching frequency and the harmonic suppression is done by the H-bridge capacitive filter, which is switching at higher frequency. The voltage level of the capacitive filter is just 14.45\% of the DC supply. If comparable harmonic reduction is required for standard two-level inverter, then the inverter switching frequency has to be increased. Thus, qualitatively it can be said that the switching loss of the proposed inverter with switched capacitive filter,

$$WTHD = \frac{1}{V_1} \sqrt{\sum_{h=2}^{\infty} \frac{V_h}{V_1}^2} \quad (12)$$

Table III compares the switching frequencies of the 2-level inverter and the capacitor fed H-bridges at various frequency of operation. It is clearly seen that the DC supply connected two-level inverter is switching at lower switching frequency and the harmonic suppression is done by the H-bridge capacitive filter, which is switching at higher frequency. The voltage level of the capacitive filter is just 14.45\% of the DC supply. If comparable harmonic reduction is required for standard two-level inverter, then the inverter switching frequency has to be increased. Thus, qualitatively it can be said that the switching loss of the proposed inverter with switched capacitive filter;

<table>
<thead>
<tr>
<th>Frequency(Hz)</th>
<th>Phase Voltage WTHD(%) Proposed Inverter</th>
<th>2-level Inverter</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>1.54</td>
<td>2.98</td>
</tr>
<tr>
<td>20</td>
<td>0.86</td>
<td>2.40</td>
</tr>
<tr>
<td>30</td>
<td>0.83</td>
<td>1.89</td>
</tr>
<tr>
<td>40</td>
<td>0.82</td>
<td>1.70</td>
</tr>
<tr>
<td>50</td>
<td>1.26</td>
<td>3.93</td>
</tr>
</tbody>
</table>
is reduced compared to standard two-level inverter, while achieving substantial harmonic reduction.

VII. CONCLUSION

A novel harmonic suppression scheme is proposed in this work using switched capacitive filter for 2-level inverter fed 3-terminal induction motor drive, which is commonly used in low voltage medium power drives applications. The salient features of this work are as follows.

- 5th and 7th order harmonic elimination for the full modulation range including six-step operation of the 2-level inverter fed motor drive, using switched capacitive filter.
- An uniform PWM technique for the entire speed range which not only charges and maintains the capacitor voltage, but also eliminates the 5th and 7th order harmonics from the phase voltage.
- Shifting high frequency switching to low voltage capacitor fed H-bridges, thus reducing the switching loss while harmonics are getting suppressed.
- Implementation of single DC supply fed 2-level decagonal voltage space vector for 3-terminal induction motor drive for the first time. This also ensures an increase in linear modulation range by 7.79% as compared to 2-level inverter.
- Reduction in the H-bridge capacitor voltage to just 14.45% of DC supply, thus making the switched capacitor H-bridge filtering stage more compact and less expensive compared to LC filters.
- The instantaneous phase voltage never exceeds \((2/3)V_{DC}\), for which the machine windings are rated.
- In case of fault in the H-bridge filter, the H-bridges can be bypassed and the driver can be operated by the 2-level inverter.

The mentioned salient features of the proposed work makes it a compact and cost effective solution for harmonic suppression in low voltage medium power drives applications where precise speed control is critical, like electric vehicle applications.

REFERENCES

Sumit Pramanick (S’15) received the B.E. degree in Electrical Engineering from Indian Institute of Engineering Science and Technology(formerly BESU), Shibpur, India in 2011 and the M.Tech degree from the Indian Institute of Science, Bangalore, India in 2013. He is currently working towards the Ph.D. degree in Department of Electronic Systems Engineering(formerly CEDT), Indian Institute of Science, Bangalore, India. His research interests are in the areas of power converters and drives.

R. Sudharshan Kaarthik (S’10) received the B.Tech degree from National Institute of Technology, Rourkela, India in 2010 and the M.Tech degree and PhD. degree from Department of Electronic Systems Engineering (formerly CEDT), Indian Institute of Science, Bangalore, India in 2012 and 2015 respectively. Currently, he is a Post-Doctoral Fellow in Concordia University, Canada. His research interests are in the areas of PWM converters and motor drives.

Najath Abdul Azeez received the B.Tech degree from National Institute of Technology, Calicut, India in 2003 and the M.Tech and Ph.D. degrees from the Indian Institute of Science, Bangalore, India in 2008 and 2014 respectively. He is currently working as a Post-doctoral fellow at the University of Ontario Institute of Technology (UOIT), Oshawa, Canada. His research interests are in the areas of power converters and drives.

K. Gopakumar (M’94-SM’96-F’11) received the B.E., M.Sc. (Engg.), and Ph.D. degrees from the Indian Institute of Science, Bangalore, India, in 1980, 1984, and 1994, respectively. He was with the Indian Space Research Organization, Bangalore, India from 1984 to 1987. He currently holds the position of professor at the Department of Electronics System Engineering (formerly Center for Electronics Design and Technology), Indian Institute of Science. Dr. Gopakumar is a Fellow of IEEE, Institution of Electrical and Telecommunication Engineers India and Indian National Academy of Engineers. He is currently a Co-Editor in Chief of IEEE Transaction on Industrial Electronics and also a Distinguished Lecturer of IEEE Industrial Electronics Society(IES). His research interests include PWM converters and high power drives.

Sheldon S. Williamson (S’01M’06SM’13) received his Bachelor of Engineering (B.E.) degree in Electrical Engineering with high distinction from University of Mumbai, Mumbai, India, in 1999. He received the Master of Science (M.S.) degree in 2002, and the Doctor of Philosophy (Ph.D.) degree (with Honors) in 2006, both in Electrical Engineering, from the Illinois Institute of Technology, Chicago, IL, specializing in automotive power electronics and motor drives, at the Grainger Power Electronics and Motor Drives Laboratory. Dr. Williamson is an Associate Professor and NSERC Canada Research Chair in Transportation Electrification and Electric Energy Storage Systems, within the Department of Electrical, Computer, and Software Engineering, Faculty of Engineering and Applied Science, at the University of Ontario-Institute of Technology, Oshawa, Ontario. From 2006-2014, Dr. Williamson was with the Department of Electrical and Computer Engineering, at Concordia University, Montreal, Canada. His main research interests include the study and analysis of electric drive trains for electric, hybrid electric, plug-in hybrid electric, and fuel cell vehicles. His research interests also include modeling, analysis, design, and control of power electronic converters and motor drives for land, sea, air, and space vehicles, as well as the power electronic interface and control of renewable energy systems. He currently serves as a Distinguished Lecturer of the IEEE Vehicular Technology Society (VTS). He also serves as Associate Editor for the IEEE Transactions on Industrial Electronics, IEEE Transactions on Power Electronics, IEEE Transactions on Transportation Electrification, and the IEEE Journal of Emerging and Selected Topics in Power Electronics.

K.S. Rajashekara (F99) received his PhD (1984) degree in Electrical Engineering from Indian Institute of Science. In 1989, he joined Delphi division of General Motors Corporation in Indianapolis, IN, USA as a staff project engineer. In Delphi and General Motors, he held various lead technical and managerial positions, and was the chief scientist for developing electric machines, controllers, and power electronics systems for electric, hybrid, and fuel cell vehicle systems. In 2006, he joined Rolls-Royce Corporation as a Chief Technologist for More Electric Aircraft architectures and power conversion/control technologies for gas turbines in aero, marine, defense, and energy applications. Since August 2012, he is a Distinguished Professor and Endowed Chair in Erik Jonsson School of Engineering and Computer Science at the University of Texas at Dallas. He also holds honorary Qiushi Chair Professor in Zhejiang University, China. Prof. Rajashekara has published more than 140 papers in international journals and conferences, and has over 100 patents. He has given more than 100 invited presentations in international conferences and universities. He has co-authored one IEEE Press book on sensorless control of ac motor drives and contributed individual chapters to six published books. Prof. Rajashekara was elected as 2012 Member of the U.S. National Academy of Engineering for contributions to electric power conversion systems in transportation. He was also elected as 2015 Fellow of the National Academy of Inventors. He is the recipient of the 2013 IEEE Richard Harold Kaufmann award for outstanding contributions to the advancement of electrical systems in transportation; 2009 IEEE Industry Applications Society Outstanding Achievement Award, and 2006 IEEE IAS Gerald Kliman award (2006) for contributions to the advancement of power conversion technologies through innovations and their applications to industry. He is a Fellow of IEEE (1999) and a Fellow of SAE International (2006).