A Novel Multilevel Multi-Output Bidirectional Active Buck PFC Rectifier

Hani Vahedi, Student, IEEE, and Kamal Al-Haddad, Fellow, IEEE

Abstract—This paper presents a new family of buck type PFC (power factor corrector) rectifiers that operates in CCM (continuous conduction mode) and generates multilevel voltage waveform at the input. Due to CCM operation, commonly used AC side capacitive filter and DC side inductive filter are removed from the proposed modified packed U-cell rectifier structure. Dual DC output terminals are provided to have a 5-level voltage waveform at the input points of the rectifier where it is supplied by a grid via a line inductor. Producing different voltage levels reduces the voltage harmonics which affects the grid current harmonic contents directly. Low switching frequency of the proposed rectifier is a distinguished characteristic among other buck type rectifiers that reduces switching losses and any high switching frequency related issues, significantly. The proposed transformer-less, reduced filter and multilevel rectifier topology has been investigated experimentally to validate the good dynamic performance in generating and regulating dual 125 V DC outputs terminals as telecommunication boards feeders or industrial battery regulating dual 125 V DC outputs terminals as well. The topology and operation of the HPUC rectifier is explained in section II. Integrated voltage control into switching performance of the system and constant DC voltage at the output makes the output DC voltage control depending on the load impedance and also makes it inevitable to use large inductive filters at DC side [5, 6]. Moreover, high switching frequency e.g. 65 kHz and more is a normal operating point in reported topologies that increases switching losses significantly [7, 8]. Large-size LC filters at the output as well as non-removable AC side filters are inherent disadvantages of PFC buck rectifiers. Detailed problems associated with such rectifiers are investigated in the literature [9, 10]. Another configuration to generate a reduced DC voltage is combination of diode-bridge and dc-dc buck converter in which the AC voltage is rectified by that diode-bridge and then DC voltage is stepped down at a desired level by the chopper. Such two-stage structures present more power losses, low efficiency and high manufacturing costs in medium and high power applications due to using many semiconductors and reactive components [11].

Regarding above-mentioned facts, PFC buck rectifiers are not so much welcome in industrial applications compared to boost type of those PFC rectifiers. Such boost types do not require bulky filters at AC or DC sides since ensuring harmonic suppression of input current, unity power factor operation of the system and constant DC voltage at the output terminal. To have a reduced DC voltage at the output, bridgeless PFC boost rectifiers are usually connected to the main grid after a step-down transformer [12]. Therefore, to have a 125 V DC at the output terminal of a PFC boost rectifier from a 120V RMS grid, a transformer should be used to reduce the grid peak voltage to less than 125 V that has its own disadvantages.

In this paper, a new family of bidirectional bridgeless buck PFC rectifiers is introduced which is an efficient cure to all above-mentioned issues. The proposed HPUC (Hani Packed U-Cell) rectifier operates in boost mode while splitting the output voltage terminals to have multiple-output with reduced voltage levels as buck mode. Supplying multiple-output terminals result in producing a multilevel voltage waveform at the rectifier input that reduces the harmonic content of the rectifier voltage and consequently the grid current harmonic without using large inductive filters at the AC side [13]. Boost mode operation of the overall system helps removing bulky filters from both sides specially the DC side inductor. Moreover, CCM operation is guaranteed in a whole period. The topology and operation of the HPUC rectifier is explained in section II. Integrated voltage control into switching
technique as well as implemented controller are presented in section III and IV, respectively. Power balance analysis of the HPUC rectifier is studied in section V. Eventually low harmonic content of the input 5-level voltage waveform, unity power factor and low harmonic AC current waveform of the proposed rectifier is validated through experimental tests. Results are illustrated and discussed in section VI to prove the good dynamic performance of the proposed rectifier in various situations including change in the loads or input AC voltage amplitude.

II. PROPOSED PFC BUCK RECTIFIER TOPOLOGY AND OPERATION PRINCIPLE

The proposed rectifier topology has been shown in figure 1. It has 6 active switches and two output DC terminals. The output terminals are providing voltages $V_1$ and $V_2$ to loads that should be identical as E to have a five-level voltage waveform at the rectifier input. Rectifier input voltage is measured at points 'a' and 'd' as $V_{ad}$. The switching states associated to the introduced rectifier have been listed in table I.

The proposed HPUC rectifier is a modification to the well-known PUC converter [14, 15] in which the lower U-cell components are connected in reverse direction. The PUC converter was proposed as an inverter to generate 7-level voltage waveform while using a single isolated DC source and a controlled capacitor [16]. Moreover, it has been tested as a 7-level rectifier supplying a DC load in boost mode of operation [17]. Another similar structure with cascaded cells was proposed in [18] but as an inverter application with no control that only requires too many isolated DC sources. The idea of the HPUC is to introduce a rectifier by utilizing the similar structure of PUC with slight modification working in buck mode to supply DC loads with lower voltages than the grid where no transformer and additional filter would be required.

It is clear from table I that each pair of switches $S_1$-$S_2$, $S_3$-$S_5$ and $S_4$-$S_6$ is working in complementary manner. All switching states and associated conducting paths are shown in figure 2 which will be used in voltage regulator design section.

Fig. 1. Proposed HPUC five-level buck PFC rectifier

![Proposed HPUC five-level buck PFC rectifier](image)

<table>
<thead>
<tr>
<th>Switching State</th>
<th>$S_1$</th>
<th>$S_2$</th>
<th>$S_3$</th>
<th>$S_4$</th>
<th>$S_5$</th>
<th>$S_6$</th>
<th>$V_{ad}$</th>
<th>$V_{ad}$ voltage levels</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>$V_1+V_2$</td>
<td>+2E</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>$V_1$</td>
<td>+E</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>$V_2$</td>
<td>+E</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>$-V_2$</td>
<td>-E</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>$-V_1$</td>
<td>-E</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>$-V_1-V_2$</td>
<td>-2E</td>
</tr>
</tbody>
</table>

As mentioned above, this rectifier is a boost converter in grid point of view due to generating peak voltage of $V_1+V_2$ at the input ($V_{ad}$) which is always equal or greater than the $v_{s_{max}}$. On the other hand, by splitting the produced DC voltage between two output terminals, each one would have half voltage amplitude so their amplitude are always less than or equal to the $v_{s_{max}}$ that guarantees the buck mode operation of proposed rectifier from loads points of view. It could be concluded that by using two output terminals, the grid is deluded by the converter.

Therefore, the stepped down DC voltages are achieved however the overall rectifier is in step-up mode. As results, the bulky inductor at DC side as well as the capacitor filter at AC side of conventional PFC buck rectifiers would be removed. Moreover, low harmonic $V_{ad}$ and also low THD line current ($i_s$) are attained even when the proposed rectifier is running at low switching frequency leads to low power losses and high efficiency [19].
III. SWITCHING TECHNIQUE AND INTEGRATED VOLTAGE REGULATOR

Due to utilizing more than one DC capacitor in multilevel converter topologies, regulating and balancing their voltages is the most challenging part of the controller [15, 20, 21]. Redundant switching states can play an important role in facilitating the controller duty of regulating the output DC terminals voltages. In this regard, the switching states should be analyzed precisely to find the charging and discharging path for capacitors. Table II lists such investigation results on the proposed rectifier switching states.

Noticing table II, it is clear that redundant switching states of 2, 3, 6 and 7 can help regulating capacitors voltages beneficially. Hence, the switching pattern of the PWM block would be modified in order to decide between switching states 2 or 3 when the line current is positive and the +E voltage level should be generated at the output. It means that if \( V_1 \) is less than \( V_2 \) then switching state 2 would be applied to switches and if \( V_1 \) is more than \( V_2 \) then the output pulses would be generated by switching state 3. The same process is defined to choose between switching states 6 or 7 when line current is negative and output voltage should be –E.

All these actions are taken inside the PWM block shown in figure 3. Moreover, the reference signal is first modulated by 4 vertically shifted carriers in order to determine the associated voltage level and then the required pulses are sent to the switches considering capacitors voltages and redundant switching states [22, 23].

Table II: Effect of Switching States on Output DC Capacitors

<table>
<thead>
<tr>
<th>Switching State</th>
<th>Line Current Sign</th>
<th>( V_1 ) or ( V_2 ) Voltage Levels</th>
<th>Effect on ( C_1 )</th>
<th>Effect on ( C_2 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( i_i &gt; 0 )</td>
<td>( V_1 + V_2 )</td>
<td>Charging</td>
<td>Charging</td>
</tr>
<tr>
<td>2</td>
<td>( i_i &gt; 0 )</td>
<td>( V_1 )</td>
<td>Charging</td>
<td>Discharging</td>
</tr>
<tr>
<td>3</td>
<td>( i_i &gt; 0 )</td>
<td>( V_2 )</td>
<td>Discharging</td>
<td>Discharging</td>
</tr>
<tr>
<td>4</td>
<td>( i_i \geq 0 )</td>
<td>0</td>
<td>Discharging</td>
<td>Discharging</td>
</tr>
<tr>
<td>5</td>
<td>( i_i \leq 0 )</td>
<td>0</td>
<td>Discharging</td>
<td>Discharging</td>
</tr>
<tr>
<td>6</td>
<td>( i_i &lt; 0 )</td>
<td>( -V_2 )</td>
<td>Discharging</td>
<td>Charging</td>
</tr>
<tr>
<td>7</td>
<td>( i_i &lt; 0 )</td>
<td>( -V_1 )</td>
<td>Discharging</td>
<td>Charging</td>
</tr>
<tr>
<td>8</td>
<td>( i_i &lt; 0 )</td>
<td>( -V_1 - V_2 )</td>
<td>Charging</td>
<td>Charging</td>
</tr>
</tbody>
</table>

All these procedures are to simplify regulating DC voltage terminals. Therefore, the voltage control loop would generate less error due to balancing the DC voltages by the redundant switching states. Figure 3 depicts the PWM block input/output signals in detail.

IV. IMPLEMENTED CONTROLLER

A cascaded PI controller has been applied to regulate the three state space variables including capacitors voltages (\( V_1 \) & \( V_2 \)) as well as grid current (\( i_i \)) and to provide a unity power
factor operation of the five-level rectifier [24]. Figure 4 shows the block diagram of the implemented controller. A phase lock
loop (PLL) block is used to extract the voltage angle and generate the synchronized current reference \( i_s^* \) which should be drawn by the rectifier in order to ensure the power factor correction. The outer loop of the cascaded controller includes the voltage regulator which its output goes to the current controller (inner loop) as the reference signal amplitude. Therefore, to have balanced voltages at the output DC terminals, sum of the DC voltages are regulated using a PI controller. Each DC voltage reference is assumed as \( V_{\text{ref}} \), thus the total DC voltage reference would be \( 2V_{\text{ref}} \). PI regulator minimizes the total DC voltages at \( 2V_{\text{ref}} \) as shown in Figure 4. Afterwards, the voltage balancing technique integrated into the switching method (as described in section III) is applied to ensure equal voltage amplitude \( (V_1 = V_2 = V_{\text{ref}}) \) at DC buses. Concluding that the controller is regulating total DC voltage as \( 2V_{\text{ref}} \) using the flowing current through the converter while the switching technique and redundant states would charge and discharge the capacitors equally to have identical voltage levels \( (V_{\text{ref}}) \) at the DC output terminals. That decoupled voltage control helps balancing capacitors voltages even in faulty conditions where the switching actions could not balance two DC voltages while the sum of DC voltages is regulated at \( 2V_{\text{ref}} \). This mode helps preventing any uncontrolled charging up of the capacitors to an unlimited level.

\[ V_{\text{ad}} = V_{\text{am}} + V_{\text{md}} \]  \hfill (3)

Therefore an extended representation of the HPUC rectifier topology shows that the latter is formed by two series cells (Cell 1 and Cell 2). Each cell generates a DC voltage to supply the load; however the common switches and current paths do not allow each cell to operate separately. To continue with the analysis, following definitions are provided:

\[ v_f = \text{RMS} (V_{\text{am}}) \] : rectifier RMS voltage
\[ v_i = \text{Grid RMS voltage} \]
\[ v_L = \text{RMS} (V_L) \] : Line Inductor RMS voltage

Moreover, since each cell voltage \( (V_{\text{am}} \& V_{\text{md}}) \) are 3-level waveforms including 0 and \( \pm E \) volts, their RMS values are defined as:

\[ v_f = \text{RMS} (V_{\text{am}}) = 0.7797 \times m_1 \times V_1 \]
\[ v_f = \text{RMS} (V_{\text{md}}) = 0.7797 \times m_2 \times V_2 \]

Where, \( m_1 \) and \( m_2 \) are the modulation indexes of each cell that are between 0 and 1. So their maximum value would be defined as:

\[ v_{\text{max}} = 0.7797 \times V_1 \]
minimum and maximum limits are projected on the x-axis to ensure the unity power factor operation as 0° phase shift with current which is illustrated in figure 7-b.

Paying attention to the x1-axis, the minimum power drawn by the Cell 1 is the left vertical dashed line which is due to the lowest RMS voltage (v1). Therefore by assuming an equal current through the converter, the remained power (v1 · l − P1) is consumed in Cell 2. Since P1 is at the minimum level, P2 would be the maximum. Similarly, the maximum power limit of Cell 1 is the right vertical dashed line so the voltage vectors on x2-axis are obtained.

Based on above explanation and figure 7, power relations are extracted for each cell power as Eq. (8).

\[
\begin{align*}
P_{1\text{ max}} &= \frac{v_{1\text{ max}}^2}{R_1} \quad P \\
P_{1\text{ min}} &= \frac{v_{1\text{ min}}^2}{R_1} \quad P \\
P_{2\text{ max}} &= \frac{v_{2\text{ max}}^2}{R_2} \quad P \\
P_{2\text{ min}} &= \frac{v_{2\text{ min}}^2}{R_2} \quad P \\
\end{align*}
\]

Where, \( v_{1\text{ max}} \) is the cell voltage with maximum possible power delivering to the load. Other variables have the same definitions. Since two DC voltages are identical, minimum/maximum powers of two cells would be equal. Assuming \( V_1 = V_2 = 125V \), the following values would be obtained:

\[
\begin{align*}
P_{1\text{ max}} &= \frac{125 \times 0.7797}{120} \quad P = 0.8121P \\
P_{1\text{ min}} &= \frac{120 - 125 \times 0.7797}{120} \quad P = 0.1878P \\
\end{align*}
\]
Based on the above values, it can be concluded that each cell can have a specific maximum and minimum power as a portion of the input total power. Therefore, the highest difference between two cells power would be in a situation where the Cell 1 takes \( P_{1\text{min}} \) (or \( P_{1\text{max}} \)) and the Cell 2 consumes \( P_{2\text{max}} \) (or \( P_{2\text{min}} \)). Thus, the maximum power ratio between two cells and consequently the power ratio between two DC loads can be obtained as:

\[
\frac{R_2}{R_1} = \frac{P_{2\text{max}}}{P_{1\text{min}}} = 4.32
\] (10)

Due to symmetrical configuration of the HPUC rectifier, this ratio can be used for \( R_1/R_2 \) similarly.

To validate the performed analysis on the power balance of the HPUC rectifier, some simulations have been done in Matlab/SPS and three different values have been used for \( R_1 \) while \( R_2 \) was fixed at 43Ω to show the stable and unstable operation of the proposed rectifier. It should be noted that all simulation parameters except loads were same as experimental ones listed in Table III. As shown in figure 8, three steps have been applied.

At first step, \( R_1 = R_2 = 43\Omega \) so \( R_2/R_1 = 1 \) and rectifier works in stable mode drawing almost 750W from the grid as shown in figure 8-a (1st s to 2nd s). Grid voltage and current are in-phase and the rectifier voltage has 5 identical levels with low voltage ripple on DC capacitors as illustrated in figure 8-b.

At second step, \( R_1 \) is reduced to 15Ω to validate the capability of the rectifier to supply different loads yet in stable area and near the limit. As illustrated in figure 8-a (2nd s to 3rd s), 1400W power is delivered to various independent loads with equally balanced voltages but different ripples due to supplying smaller load on upper terminal (\( V_1 \)). Grid voltage/current as well as the rectifier 5-level voltage waveform with identical levels have been provided in figure 8-c.

Eventually, at third step (3rd s to 4th s), \( R_1 \) is reduced to 8Ω forcing the rectifier to fall into the unstable area where \( R_2/R_1 = 5.3 \). As can be seen from figure 8-a at that time, the reduced load needs more power (about 1950W) but the converter cannot provide the requested amount of current and consequently the voltage drops down undesirably. Simultaneously, the other load voltage is increased undesirably (because of the fact that PI regulator tries to keep the sum of DC voltages at 250V) so it draws more current that leads to increase in the input power to 1650W. It is illustrated that two voltages are not balanced anymore. On the other hand, the line current is still controlled to be synchronized with grid voltage. Those Unbalanced voltage levels are observable in 5-level waveform of figure 8-d. Such unbalanced levels impose undesirable harmonics into the current waveform which requires larger filter to eliminate.

![Fig. 8. Stable and unstable operation of the HPUC rectifier (a) DC voltages and input active power during changes in the loads (b) grid voltage/current and rectifier 5-level voltage when \( R_1 = R_2 = 43\Omega \) (c) grid voltage/current and rectifier 5-level voltage when \( R_1 = 15\Omega \) and \( R_2 = 43\Omega \) (d) grid voltage/current and rectifier 5-level voltage when \( R_1 = 8\Omega \) and \( R_2 = 43\Omega \)

VI. EXPERIMENTAL RESULTS

A laboratory setup of proposed five-level buck converter has been built using 6 MOSFETS. The controller and switching technique has been implemented on dSpace1103 real-time controller with 20µs fixed sampling time to generate and send the firing pulses to turn on and off the switches. The rectifier has been connected to 120V RMS grid as real condition.

Output DC voltages have been set on 125V as buck mode operation; useable in industries to charge up batteries or in feeding telecommunication boards. Some changes are made in the operating condition such as load variation and AC source voltage fluctuation to validate the good dynamic performance of the proposed rectifier and implemented voltage regulator integrated into switching technique. All system parameters have been listed in table III.

<table>
<thead>
<tr>
<th>TABLE III EXPERIMENTAL SYSTEM PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC Grid Voltage</td>
</tr>
<tr>
<td>AC Grid Frequency</td>
</tr>
<tr>
<td>Interface Inductor</td>
</tr>
<tr>
<td>DC voltages ( (V_1 &amp; V_2) )</td>
</tr>
<tr>
<td>DC Capacitors ( (C_1 &amp; C_2) )</td>
</tr>
<tr>
<td>DC Load 1</td>
</tr>
<tr>
<td>DC Load 2</td>
</tr>
<tr>
<td>Switching Frequency</td>
</tr>
<tr>
<td>Current Controller Gains ( k_p )</td>
</tr>
<tr>
<td>Voltage Controller Gains ( k_v )</td>
</tr>
</tbody>
</table>
At first the steady state results are captured when the rectifier is converting 170V peak AC to 125V DC at two output terminals (in buck mode) and is supplying two loads with values mentioned in table III. All results including loads voltages/currents, grid voltage/current and rectifier input voltage in steady state is illustrated in figure 9. Figure 9-a shows the DC loads voltages regulated at 125V with acceptable voltage ripples (measured by scope at the bottom of the photo) as buck mode of operation. Loads currents are depicted in figure 9-b proportional to the DC voltages and loads impedances. Respectively, the 5-level waveform at V\text{ad} is illustrated in figure 9-c which is made by regulated output voltages at desired level including 0, ±125V and ±250V. Since the maximum voltage is 250V, the whole system works as boost mode while it is split into two terminals with half voltage (125V) as buck mode of operation. Low switching frequency operation (2 kHz) is clear in that figure results in low power losses and high efficiency. The main objective of this paper is to demonstrate the HPUC topology performance as a multilevel buck PFC rectifier that are observed in figures 9-a and 9-c. Finally, figure 9-d has been captured by AEMC power analyzer demonstrating RMS and THD values of the AC side voltage and current. The THD value of the current waveform is lower than standard limits while using a small inductive filter in AC line. The higher harmonic amplitude devotes to the 33\textsuperscript{rd} order which is at the switching frequency (2 kHz) with 2.9% of the fundamental component. The active power delivered to the load equals to 525W and the power factor of the input AC voltage and current waveforms is almost 1 that ensures the unity power factor operation of the proposed multilevel buck rectifier with implemented voltage/current controller.

In continue, to validate the good dynamic performance of the voltage regulator integrated into switching sequences and adopted controller in driving the proposed buck PFC rectifier to supply DC loads at unity power factor, DC loads and input AC voltage are changed separately.

At first, the change has been intentionally made in Load\textsubscript{1}. As it is clear from figure 10, two output DC voltages and load\textsubscript{2} current \(i\textsubscript{l2}\) do not vary during change in load\textsubscript{1}. DC voltages are regulated successfully as well as DC current reduction in

---

```
At first the steady state results are captured when the rectifier is converting 170V peak AC to 125V DC at two output terminals (in buck mode) and is supplying two loads with values mentioned in table III. All results including loads voltages/currents, grid voltage/current and rectifier input voltage in steady state is illustrated in figure 9. Figure 9-a shows the DC loads voltages regulated at 125V with acceptable voltage ripples (measured by scope at the bottom of the photo) as buck mode of operation. Loads currents are depicted in figure 9-b proportional to the DC voltages and loads impedances. Respectively, the 5-level waveform at V\text{ad} is illustrated in figure 9-c which is made by regulated output voltages at desired level including 0, ±125V and ±250V. Since the maximum voltage is 250V, the whole system works as boost mode while it is split into two terminals with half voltage (125V) as buck mode of operation. Low switching frequency operation (2 kHz) is clear in that figure results in low power losses and high efficiency. The main objective of this paper is to demonstrate the HPUC topology performance as a multilevel buck PFC rectifier that are observed in figures 9-a and 9-c. Finally, figure 9-d has been captured by AEMC power analyzer demonstrating RMS and THD values of the AC side voltage and current. The THD value of the current waveform is lower than standard limits while using a small inductive filter in AC line. The higher harmonic amplitude devotes to the 33\textsuperscript{rd} order which is at the switching frequency (2 kHz) with 2.9% of the fundamental component. The active power delivered to the load equals to 525W and the power factor of the input AC voltage and current waveforms is almost 1 that ensures the unity power factor operation of the proposed multilevel buck rectifier with implemented voltage/current controller.

In continue, to validate the good dynamic performance of the voltage regulator integrated into switching sequences and adopted controller in driving the proposed buck PFC rectifier to supply DC loads at unity power factor, DC loads and input AC voltage are changed separately.

At first, the change has been intentionally made in Load\textsubscript{1}. As it is clear from figure 10, two output DC voltages and load\textsubscript{2} current \(i\textsubscript{l2}\) do not vary during change in load\textsubscript{1}. DC voltages are regulated successfully as well as DC current reduction in
```
Provided results in changing conditions prove the good dynamic performance of the proposed HPUC 5-level buck PFC rectifier in generating DC voltage from AC grid.

Fig. 12. Supply voltage variation while the output DC voltages are regulated at 125V as buck mode of operation.

VII. CONCLUSION

In this paper a 5-level rectifier operating in buck mode has been proposed which is called HPUC as a slight modification to PUC multilevel converter. It has been demonstrated that the proposed rectifier can deceive the grid by generating maximum voltage level of 250V at AC side as boost mode while splitting this voltage value at its two output terminals to provide buck mode of operation with 125V DC useable for battery chargers or telecommunication boards’ feeder. Although it has more active switches than other buck rectifier topologies and some limitations on power balance between loads, overall system works in boost mode and CCM which results in removing bulky AC and DC filters that usually used in conventional buck PFC rectifiers. Moreover, generating multilevel waveform leads to reduced harmonic component of the voltage waveform and consequently the line current. It also aims at operating with low switching frequency and small line inductor that all in all characterizes low power losses and high efficiency of the HPUC rectifier. Comprehensive theoretical studies and simulations have been performed on power balancing issue of the HPUC rectifier. Full experimental results in steady state and during load and supply variation have been illustrated to prove the fact that HPUC topology can be a good candidate in a new family of buck bridgeless PFC rectifiers with acceptable performance. Future works can be devoted to developing robust and nonlinear controllers on the proposed rectifier topology.
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

REFERENCES


Hani Vahedi (S‘10) was born in Sari, IRAN, in 1986. He received his B.Sc. and M.Sc. degrees both in electrical engineering from K. N. Toosi University of Technology (KNTU), Tehran, IRAN in 2008 and Babol University of Technology, Babol, IRAN in 2011, respectively.

He is currently pursuing his PhD at the Ecole de Technologie Superieure (ETS), University of Quebec in Montreal, Canada, as a member of Groupe de Recherche en Electrotechnique et Electromechanique (GREPOE). His research interests include power electronics multilevel converters topology, control and modulation techniques, power quality, active power filter, and their applications into smart grid, renewable energy conversion, UPS, battery chargers and electric vehicles.

He is an active member of IEEE Industrial Electronics Society and its Student & Young Professionals committee.

Kamal Al-Haddad (S’82-M’88- SM’92-F’07) received the B.Sc.A. and M.Sc.A. degrees from the University of Quebec à Trois-Rivières, Canada, in 1982 and 1984, respectively, and the Ph.D. degree from the Institute National Polytechnique, Toulouse, France, in 1988. Since June 1990, he has been a Professor with the Electrical Engineering Department, Ecole de Technologie Superieure (ETS), Montreal, QC, where he has been the holder of the Canada Research Chair in Electric Energy Conversion and Power Electronics since 2002. He has supervised more than 100 Ph.D. and M.Sc.A. students working in the field of power electronics. He is a Consultant and has established very solid link with many Canadian industries working in the field of power electronics, electric transportation, aeronautics, and telecommunications. He has coauthored more than 500 transactions and conference papers. His fields of interest are in high efficient static power converters, harmonics and reactive power control using hybrid filters, switch mode and resonant converters including the modeling, control, and development of prototypes for various industrial applications in electric traction, renewable energy, power supplies for drives, telecommunication, etc. Prof. Al-Haddad is a fellow member of the Canadian Academy of Engineering. He is IEEE IES President 2016-2017, Associate editor of the Transactions on Industrial Informatics, IES Distinguished Lecturer and recipient of the Dr.-Ing. Eugene Mittelmann Achievement Award.