

High-Efficiency Bridgeless Three-Level Power Factor Correction Rectifier

Jun-Seok Kim, Sung-Ho Lee, *Student Member, IEEE*, Woo-Jun Cha, and Bong-Hwan Kwon, *Member, IEEE*

Abstract—A high-efficiency bridgeless three-level power factor correction (PFC) rectifier is proposed. The circuit configuration of the proposed rectifier consists of four metal oxide semiconductor field-effect transistor (MOSFET) switches, and the reverse recovery problems of the switches are eliminated. Also, the proposed rectifier with three voltage levels reduces the power losses, harmonic components, voltage ratings, and electromagnetic interference. To control the grid current and the output voltage effectively, a feed-forward nominal voltage compensator with the mode selector is developed; by presetting the operating point of the grid voltage, this compensator improves the control environment. Thus, the proposed three-level PFC rectifier with developed control algorithm provides high power quality and high efficiency of 99.05%. Experimental results based on a 1-kW prototype are provided to evaluate its performance and verify the analysis.

Index Terms—AC–DC power conversion, MOSFET-based rectifier, multilevel, single-phase.

I. INTRODUCTION

TO INTERFACE with the grid, ac–dc rectifiers should consider compliance with international standards such as IEEE 519, IEC 1000-3-2, and EN 61000-3-2 [1]–[3]. In these compliance, the rectifiers are required to achieve both high-power factor (PF) and low total harmonic distortion (THD) for enhancing the power quality of the grid [4]. The simplest way for satisfying the requirements is to use the passive PFC rectifiers which consist of only the passive filters. However, the passive PFC rectifiers cannot provide the sufficient high-power quality, and they are too large and heavy [5], [6]. Two-stage PFC rectifiers have been developed in [7] and [8] to overcome the drawbacks of passive PFC rectifiers. Two-stage PFC rectifiers consist of a front-end ac–dc PFC rectifier and a dc–dc converter. The front-end ac–dc PFC rectifier controls the grid current to be in phase with the grid voltage, and the other stage performs the output control and gives galvanic isolation. This structure has the advantages of providing high PF and wide input range operating performance. However, because of two




Fig. 1. Circuit diagram of the proposed rectifier.

respective power-processing stages, these rectifiers have a high system complexity and low efficiency [9], [10]. In single-stage PFC rectifiers, the front-end ac–dc PFC rectifier and the dc–dc converter are integrated into one power-processing stage; by sharing the switches, they decrease the system complexity [11]–[13]. They also have a smaller volume compared to the two-stage PFC rectifiers [14]. However, the semiconductor devices of the single-stage PFC rectifiers suffer from the excessive voltage and current stresses, and these rectifiers have the burden of the high conduction losses [15]. For the improvement of the efficiency and the power quality, the multilevel PFC rectifiers have been considered as a solution in many literatures [16]–[20]. Their main advantages are characterized by the lower switching losses and lower harmonic components compared to two-level rectifiers. However, many of the multilevel PFC rectifiers have a full-bridge diode rectifier and the reverse recovery problem of the MOSFET body diodes. The full-bridge diode rectifier significantly increases the conduction losses, and the reverse recovery problems also decrease the efficiency.

This paper proposes a high-efficiency bridgeless three-level PFC rectifier. The proposed rectifier minimizes the overall power losses by eliminating the full-bridge diode rectifier and the reverse recovery problems of the MOSFET body diodes. Also, the proposed rectifier with three voltage levels reduces the power losses, harmonic components, voltage ratings, and electromagnetic interference; it allows the use of the small and cheap filters. To control the grid current and the output voltage effectively, the feed-forward nominal voltage compensator with the mode selector is developed. The feed-forward nominal voltage compensator improves the control environment by presetting the operating point of the grid voltage. Thus, the

Manuscript received April 27, 2016; revised July 5, 2016 and August 3, 2016; accepted August 22, 2016. Date of publication September 23, 2016; date of current version January 10, 2017.

The authors are with the Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang 790-784, South Korea (e-mail: wnstjrd1206@postech.ac.kr; mulem@postech.ac.kr; woojun79@postech.ac.kr; bhkwon@postech.ac.kr).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TIE.2016.2613061




Fig. 2. Operation circuit diagrams of the proposed rectifier under the following conditions: (a) $v_{ab} = V_{dc}$, $v_g > 0$, $i_g > 0$. (b) $v_{ab} = V_{dc}/2$, $v_g > 0$, $i_g > 0$. (c) $v_{ab} = 0$, $v_g > 0$, $i_g > 0$. (d) $v_{ab} = -V_{dc}$, $v_g < 0$, $i_g < 0$. (e) $v_{ab} = -V_{dc}/2$, $v_g < 0$, $i_g < 0$. (f) $v_{ab} = 0$, $v_g < 0$, $i_g < 0$. Current flows only along lines drawn in black.

proposed three-level PFC rectifier provides high efficiency and high power quality. The experimental results show the validity of the proposed rectifier.

II. OPERATION PRINCIPLES AND CONTROL ALGORITHM OF PROPOSED RECTIFIER

The proposed rectifier shown in Fig. 1 consists of two dc-link capacitors C_1 and C_2 , two high-voltage rating diodes D_1 and D_2 , two low-voltage rating diodes D_3 and D_4 , four switches S_1 – S_4 , and one filter inductor L_f . The circuit configuration of this rectifier is composed of two legs: one leg that has two high-voltage rating diodes; the other leg that has a three-level voltage cell. Two high-voltage rating diodes D_1 and D_2 conduct alternately during one grid period; the bottom diode D_2 conducts during the positive half-cycle of the grid voltage, and the top diode D_1 conducts during the negative half-cycle. Three-level voltage cell operates at high frequency and provides three voltage levels.

S_1 and S_3 operate complementarily to each other, and S_2 and S_4 also operate complementarily to each other. Therefore, just two duty ratios are required to control the proposed rectifier; the steady-state duty D_{n1} is the duty ratio of S_1 , and the steady-state duty D_{n2} is the duty ratio of S_2 . As shown in Fig. 2, the possible number of switching states is six; because the repeated zero-voltage level is counted as just one level, a total of five voltage levels are provided at five-level voltage v_{ab} (V_{dc} , $V_{dc}/2$, 0 , $-V_{dc}/2$, $-V_{dc}$, where V_{dc} is the output voltage). The grid voltage v_g can be divided into four sections according to the five voltage levels, and these sections decide the switching modes: mode 1 ($V_{dc}/2 < v_g < V_{dc}$), mode 2 ($0 < v_g < V_{dc}/2$), mode 3 ($-V_{dc}/2 < v_g < 0$), and mode 4 ($-V_{dc} < v_g < -V_{dc}/2$). The voltage comparison should be proceeded to select the mode, and this selecting process is performed by the mode selector shown in Fig. 3.

In mode 1, S_1 and S_3 operate at high frequency; Fig. 2(a) and (b) shows the operation circuit diagram in mode 1. During the on-state and off-state of S_1 , the inductor voltage v_L is obtained as

$$v_L = v_g - V_{dc}, \quad \text{on-state of } S_1 \quad (1)$$

$$v_L = v_g - \frac{V_{dc}}{2}, \quad \text{off-state of } S_1 \quad (2)$$

where $v_L < 0$ at on-state, and $v_L > 0$ at off-state; mode 1 has the operation voltage range ($V_{dc}/2 < v_g < V_{dc}$) as shown in Fig. 4. Because of the principle of the inductor volt-second balance, the steady-state duty D_{n1} of S_1 can be obtained as

$$D_{n1}(v_g - V_{dc}) + (1 - D_{n1})\left(v_g - \frac{V_{dc}}{2}\right) = 0 \quad (3)$$

$$D_{n1} = \frac{2v_g}{V_{dc}} - 1. \quad (4)$$

In contrast, S_2 has a fixed duty ratio D_{n2} given as follows:

$$D_{n2} = \frac{t_{swon}}{T_s} = \frac{T_s}{T_s} = 1 \quad (5)$$

where t_{swon} is on-time during the switching period, and T_s is the switching period. Thus, by the above processes, two duty ratios in all modes can be obtained as

$$D_{n1} = \frac{2v_g}{V_{dc}} - 1, \quad D_{n2} = 1, \quad \text{for mode 1} \quad (6)$$

$$D_{n1} = 0, \quad D_{n2} = \frac{2v_g}{V_{dc}}, \quad \text{for mode 2} \quad (7)$$

$$D_{n1} = \frac{2v_g}{V_{dc}} + 1, \quad D_{n2} = 1, \quad \text{for mode 3} \quad (8)$$

$$D_{n1} = 0, \quad D_{n2} = \frac{2v_g}{V_{dc}} + 2, \quad \text{for mode 4.} \quad (9)$$




Fig. 3. Overall control system block diagram of the proposed rectifier.




Fig. 4. Five-level voltage v_{ab} and grid voltage v_g waveform.

Unlike the above steady-state condition, to control the grid current i_g , the control duty ΔD must be added at the steady-state duty. However, it will be discussed in detail only for mode 1 because ΔD is computed in exactly the same way for all four modes. As shown in Fig. 4, switching frequency f_s is much higher than grid frequency f_g . Therefore, the grid voltage v_g can be considered constant voltage during the switching period T_s , as shown in Fig. 5. In mode 1, as shown in Fig. 5, the averaged equation for the filter inductance L_f over one switching period can be derived as

$$D_f(v_g - V_{dc}) + (1 - D_f)\left(v_g - \frac{V_{dc}}{2}\right) = L_f \frac{\Delta i_g}{T_s} \quad (10)$$

where D_f is the final control duty and Δi_g is the variation of the grid current. The averaged equation in (10) can be rearranged to

$$D_f = \left(\frac{2v_g}{V_{dc}} - 1\right) - \frac{2L_f \Delta i_g}{V_{dc} T_s}. \quad (11)$$

The first term in (11) is the same as the steady-state duty D_{n1} at mode 1 switching operation. Thus, the second term in (11) can




Fig. 5. Inductor current and voltage waveforms of the proposed rectifier in mode 1.

be defined as

$$\Delta D = -\frac{2L_f \Delta i_g}{V_{dc} T_s}. \quad (12)$$

As a result of two re-expressed terms, (11) is represented in sum of two duty terms

$$D_f = D_{n1} + \Delta D. \quad (13)$$

The second term ΔD directly contributes to the grid current control; this term is used to track the grid current reference i_g^* and is obtained from a current controller.

In view of the overall system, the control block diagram of the proposed rectifier is shown in Fig. 3. The output voltage controller is involved in controlling the grid current reference amplitude I_g^* , and the proportion of the controlling is decided by the difference of the output voltage reference V_{dc}^* and the output voltage V_{dc} . It consequently affects the output voltage regulation. The developed final control duty D_f consists of the steady-state duty D_{n1} and the control duty ΔD . D_{n1} is used as the feed-forward nominal voltage compensator, and it improves the control environment by presetting the operating point. ΔD directly contributes to the grid current control and is used to track the grid current reference i_g^* . As a result of those developed controllers, the proposed rectifier performs precise reference current tracking, and the output voltage maintains constant.

III. SEMICONDUCTOR DEVICE POWER LOSS ANALYSIS

The semiconductor devices of the proposed rectifier consist of S_1 – S_4 that operate at switching frequency f_s , D_1 and D_2 that conduct during the half-cycle of the grid period, and D_3 and D_4 that conduct according to the on-time or off-time of the switching period. The power loss analysis is provided, in which the grid voltage v_g , grid frequency f_g , switching frequency f_s , and rated power P_o are 220 V_{rms}, 60 Hz, 20 kHz, and 1 kW,

TABLE I
PARAMETERS AND COMPONENTS OF PROTOTYPE

| Parameters | Symbols | Value |
|----------------------------|------------|--------------------------|
| Rated power | P_o | 1 kW |
| Output voltage | V_{dc} | 380 V |
| Grid voltage | v_g | 176–264 V _{rms} |
| Grid frequency | f_g | 60 Hz |
| Switching frequency | f_s | 20 kHz |
| DC-link capacitance | C_1, C_2 | 940 μ F |
| Filter inductance | L_f | 1 mH |
| Components | Symbols | Part number |
| Main switches | S_1-S_4 | IRFP4668PbF |
| High-voltage rating diodes | D_1, D_2 | VS-30CPU04P |
| Low-voltage rating diodes | D_3, D_4 | DSSK60-02A |

respectively. The detailed system parameters and components are listed in Table I.

S_1-S_4 have no reverse recovery losses because they do not use the body diodes in any operations as shown in Fig. 2. Also, D_1 and D_2 have very minor reverse recovery losses because they conduct at grid frequency f_g . Furthermore, D_3 and D_4 have almost zero reverse recovery loss because of the characteristics of Schottky diodes; they do not have a recovery time. Therefore, the proposed rectifier has to consider only the conduction losses of all the diodes without the consideration of reverse recovery losses. The operation principles of the proposed rectifier are based on the assumptions that the rectifier has the unity PF. Thus, the grid voltage v_g and the grid current i_g can be obtained as

$$v_g = V_g \sin(2\pi f_g t) \quad (14)$$

$$i_g = I_g \sin(2\pi f_g t) \quad (15)$$

where V_g is the peak value of the grid voltage, and I_g is the peak value of the grid current. For the precise loss analysis, time t can be sampled by the switching period T_s ; $t = kT_s$, where k is the switching period sampling number in the grid period. Five-level voltage v_{ab} and the grid voltage v_g waveform with four-mode switching operation are shown in Fig. 4. Diode conduction losses at k -th switching period are the average dissipated power during the forward conduction phase given in

$$W_{d,con}[k] = V_F i_{d,avg}[k] D_f[k] T_s \quad (16)$$

where V_F is forward voltage of a diode, and $i_{d,avg}[k]$ is the k -th average diode current. For (16), diode current waveform should be approximated as a square waveform.

S_1-S_4 should consider both switching losses and conduction losses. At the k -th switching moment, the switching losses of S_1-S_4 are computed from the cross region; the drain-to-source voltage V_{ds} and the switch current i_s intersect at the switch turns ON and OFF moment. This cross region can be approximated as a triangular shape. Therefore, the k -th on-time or off-time switching losses are derived as

$$W_{s,swon}[k] = \frac{1}{2} V_{ds} i_{sw}[k] t_{on} \quad (17)$$

$$W_{s,swoff}[k] = \frac{1}{2} V_{ds} i'_{sw}[k] t_{off} \quad (18)$$

TABLE II
POWER LOSSES OF SEMICONDUCTOR DEVICES

| Major loss | Symbols | Value |
|--------------------------|-----------|--------|
| Diodes conduction loss | D_1-D_4 | 4.75 W |
| Switches switching loss | S_1-S_4 | 1.47 W |
| Switches conduction loss | S_1-S_4 | 0.24 W |

where $i_{sw}[k]$ and $i'_{sw}[k]$ are the switch currents at the switch turns ON and OFF moment, and t_{on} and t_{off} are the cross region times at the switch turns ON and OFF moment. The total of switching losses is the half of the conventional two-level rectifiers because V_{ds} in this proposed three-level rectifier is the half of two-level rectifier drain-to-source voltage. The k -th conduction losses of S_1-S_4 are computed as

$$W_{s,con}[k] = (i_{s,rms}[k])^2 R_{ds} T_s \quad (19)$$

where R_{ds} is static drain-to-source on-resistance, and $i_{s,rms}[k]$ is the k -th rms value of switch current. The k -th switch current $i_s[k]$ is a trapezoidal waveform, so the rms value is obtained as

$$i_{s,rms}[k] = \sqrt{\frac{(i_{sw}[k])^2 + (i'_{sw}[k])^2 + i_{sw}[k]i'_{sw}[k]}{3}}{D_f[k]}} \quad (20)$$

The result of power loss analysis of the semiconductor devices is shown in Table II. The sum of sampled equations is calculated using MATLAB. The proposed rectifier eliminates the reverse recovery problems of all the diodes, and S_2 and S_3 have no power losses during the switching operation in mode 2 and mode 3. Thus, this analysis verifies the validity of the high efficiency of the proposed rectifier.

IV. EXPERIMENTAL RESULT

The prototype for the proposed rectifier, shown in Fig. 1, is implemented to show the validity. The grid voltage v_g range, grid frequency f_g , and rated power P_o are 176–264 V_{rms}, 60 Hz, and 1 kW, respectively. The detailed system parameters and components are listed in Table I.

Fig. 6 shows the experimental results for the five-level voltage v_{ab} , the grid voltage v_g , the grid current i_g , and output voltage V_{dc} at full-load condition. Fig. 6(a) shows that the grid voltage v_g and the grid current i_g are in phase, and the output voltage V_{dc} remains constant at the grid voltage 264 V_{rms}. Also, at the grid voltage 220 and 176 V_{rms}, Fig. 6(b) and (c) shows that the grid voltage v_g and the grid current i_g are in phase, and the output voltage V_{dc} remains constant. The grid current has a sinusoidal form and desired rated power level P_o in each grid voltage condition.

Fig. 7 shows the measured efficiency under entire load conditions at each grid voltage v_g condition. It verifies that the proposed rectifier provides high efficiency, and measured maximum efficiency is 99.05% at the full-load condition with the rated grid voltage. To understand the merits of the proposed rectifier, the measured efficiency can be compared with the measured efficiencies of conventional rectifiers in [21]–[24]. In Fig. 8, total five efficiencies are compared at each load condition to show the result explicitly. As a result of the comparison, it is clear




Fig. 6. Experimental result of the five-level voltage v_{ab} , the grid voltage v_g , the grid current i_g , and output voltage V_{dc} at the full-load condition. (a) $v_g = 264 \text{ V}_{rms}$. (b) $v_g = 220 \text{ V}_{rms}$. (c) $v_g = 176 \text{ V}_{rms}$.

that the proposed rectifier has higher efficiency than those of the conventional rectifiers under 1 kW load conditions. This result shows that the proposed rectifier significantly reduces power losses.

Figs. 9 and 10 verify that the proposed rectifier provides high power quality. As shown in Fig. 9, the proposed rectifier satisfies the international standards EN 61000-3-2 Class A standard, and the THD is measured less than 4% under full-load condition.




Fig. 7. Measured efficiency under entire load conditions at each grid voltage v_g condition.




Fig. 8. Measured rectifier efficiencies at each load condition for power efficiency comparison with conventional rectifiers at the rated grid voltage.




Fig. 9. Amplitude of harmonic current.




Fig. 10. Measured PF at each grid voltage v_g condition with the full-load condition.

At each grid voltage condition, the measured PF is above 0.99 as shown in Fig. 10. Measured maximum efficiency is 99.05%, measured maximum PF is 0.997, and measured minimum THD is 3.5% at the rated grid voltage and 1 kW rated power condition.

V. CONCLUSION

A high-efficiency bridgeless three-level PFC rectifier and a control system were introduced, and theoretical analysis and experimental results were also represented. By using the novel configuration, the proposed rectifier performs the power conversion through one power-processing stage with high efficiency and low harmonic components. Also, the proposed rectifier minimizes the overall power losses by eliminating the full-bridge diode rectifier and the reverse recovery problems of the MOSFET body diodes. Furthermore, the proposed rectifier with three voltage levels reduces the power losses, harmonic components, voltage ratings, and electromagnetic interference; it also allows the use of the small and cheap filters. The control algorithm with the feed-forward nominal voltage compensator improves the control environment by presetting the operating point of the grid voltage. Thus, the proposed high-efficiency three-level PFC rectifier provides high efficiency and high power quality, and its developed control algorithm gives the feasibility to the proposed rectifier. From the experimental results, using 1 kW prototype, it is verified that the proposed rectifier has high power quality with higher efficiency than the conventional PFC rectifiers, and the developed control system is suitable for the proposed rectifier.

REFERENCES

- [1] C. H. Chang, C. A. Cheng, E. C. Chang, H. L. Cheng, and B. E. Yang, "An integrated high-power-factor converter with ZVS transition," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 2362–2371, Mar. 2016.
- [2] T. H. Liu, Y. Chen, P. H. Yi, and J. L. Chen, "Integrated battery charger with power factor correction for electric-propulsion systems," *IET Elect. Power Appl.*, vol. 9, no. 3, pp. 229–238, Mar. 2015.
- [3] S. Singh, B. Singh, B. Gurumoorthy, and V. Bist, "Power factor corrected Zeta converter based improved power quality switched mode power supply," *IEEE Trans. Ind. Electron.*, vol. 62, no. 9, pp. 5422–5433, Sep. 2015.
- [4] M. Bodetto, A. El Aroudi, A. Cid-Pastor, J. Calvente, and L. Martinez-Salamero, "Design of ac–dc PFC high-order converters with regulated output current for low-power applications," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 2012–2025, Mar. 2016.

- [5] S. Buso and G. Spiazzi, "A line-frequency-commutated rectifier complying with IEC 1000-3-2 standard," *IEEE Trans. Ind. Electron.*, vol. 47, no. 3, pp. 501–510, Jun. 2000.
- [6] W. H. Wölflé and W. G. Hurley, "Quasi-active power factor correction with a variable inductive filter: Theory, design and practice," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 248–255, Jan. 2003.
- [7] Y. S. Lai and Z. J. Su, "New integrated control technique for two-stage server power to improve efficiency under the light-load condition," *IEEE Trans. Ind. Electron.*, vol. 62, no. 11, pp. 6944–6954, Nov. 2015.
- [8] J. Y. Lee and H. J. Chae, "6.6-kW onboard charger design using DCM PFC converter with harmonic modulation technique and two-stage dc/dc converter," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1243–1252, Mar. 2014.
- [9] X. Liu, J. Xu, Z. Chen, and N. Wang, "Single-inductor dual-output buck-boost power factor correction converter," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 943–952, Feb. 2015.
- [10] Y. Hu, L. Huber, and M. M. Jovanovic, "Single-stage, universal-input ac/dc LED driver with current-controlled variable PFC boost inductor," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1579–1588, Mar. 2012.
- [11] M. Narimani and G. Moschopoulos, "A new interleaved three-phase single-stage PFC ac–dc converter," *IEEE Trans. Ind. Electron.*, vol. 61, no. 2, pp. 648–654, Feb. 2014.
- [12] J. Kan, S. Xie, Y. Wu, Y. Tang, Z. Yao, and R. Chen, "Single-stage and boost-voltage grid-connected inverter for fuel-cell generation system," *IEEE Trans. Ind. Electron.*, vol. 62, no. 9, pp. 5480–5490, Sep. 2015.
- [13] P. Das, M. Pahlevaninezhad, and G. Moschopoulos, "Analysis and design of a new ac–dc single-stage full-bridge PWM converter with two controllers," *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 4930–4946, Nov. 2013.
- [14] Y. Chen, Z. Zhong, and Y. Kang, "Design and implementation of a transformerless single-stage single-switch double-buck converter with low dc-link voltage, high step-down, and constant input power factor features," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6660–6671, Dec. 2014.
- [15] D. D. C. Lu, "High voltage stress in single-phase single-stage PFC converters: Analysis and an alternative solution," *IEEE Trans. Ind. Electron.*, vol. 63, no. 1, pp. 133–143, Jan. 2016.
- [16] S. Dusmez, X. Li, and B. Akin, "A fully integrated three-level isolated single-stage PFC converter," *IEEE Trans. Power Electron.*, vol. 30, no. 4, pp. 2050–2062, Apr. 2015.
- [17] M. Narimani and G. Moschopoulos, "A new single-phase single-stage three-level power factor correction ac–dc converter," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2888–2899, Jun. 2012.
- [18] J. C. Wu, H. L. Jou, and J. Y. Jhang Jian, "Single-phase multi-level ac–dc power conversion interface," *IET Power Electron.*, vol. 9, no. 3, pp. 449–456, Mar. 2016.
- [19] H. C. Chen and J. Y. Liao, "Multiloop interleaved control for three-level switch-mode rectifier in ac/dc applications," *IEEE Trans. Ind. Electron.*, vol. 61, no. 7, pp. 3210–3219, Jul. 2014.
- [20] M. Narimani and G. Moschopoulos, "A novel single-stage multilevel type full-bridge converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 1, pp. 31–42, Jan. 2013.
- [21] A. Marcos-Pastor, E. Vidal-Idiarte, A. Cid-Pastor, and L. Martinez-Salamero, "Loss-free resistor-based power factor correction using a semi-bridgeless boost rectifier in sliding-mode control," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5842–5853, Oct. 2015.
- [22] C. A. Gallo, F. L. Tofoli, and J. A. Correa Pinto, "Two-stage isolated switch-mode power supply with high efficiency and high input power factor," *IEEE Trans. Ind. Electron.*, vol. 57, no. 11, pp. 3754–3766, Nov. 2010.
- [23] F. Musavi, W. Eberle, and W. Dunford, "A phase-shifted gating technique with simplified current sensing for the semi-bridgeless AC–DC converter," *IEEE Trans. Veh. Technol.*, vol. 62, no. 4, pp. 1568–1576, May 2013.
- [24] A. B. Lange, T. B. Soeiro, M. S. Ortmann, and M. L. Heldwein, "Three-level single-phase bridgeless PFC rectifiers," *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 2935–2949, Jun. 2015.



Jun-Seok Kim was born in Busan, South Korea, in 1991. He received the B.S. degree in electronic and electrical engineering from Pohang University of Science and Technology (POSTECH), Pohang, South Korea, in 2015, where he is currently working toward the Ph.D. degree in electronic and electrical engineering.

His research interests include grid-connected power factor correction circuits, renewable energy systems, and energy storage systems.



Sung-Ho Lee (S'15) was born in Seoul, South Korea, in 1985. He received the B.S. degree in electrical engineering from Dongguk University, Seoul, South Korea, in 2011. He is currently working toward the Ph.D. degree in electronic and electrical engineering at Pohang University of Science and Technology, Pohang, South Korea.

His research interests include dc–dc converters, grid-connected inverters, and renewable energy systems.



Woo-Jun Cha was born in Incheon, South Korea, in 1979. He received the M.S. degree in electronic systems engineering from Hanyang University, Ansan, South Korea, in 2013, and the Ph.D. degree in electronic and electrical engineering from Pohang University of Science and Technology (POSTECH), Pohang, South Korea, in 2015.

He is currently with POSTECH as a Postdoctoral Fellow. His research interests include renewable energy systems and energy storage

systems.



Bong-Hwan Kwon (M'91) was born in Pohang, South Korea, in 1958. He received the B.S. degree in electronics engineering from Kyungpook National University, Daegu, South Korea, in 1982, and the M.S. and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology, Seoul, South Korea, in 1984 and 1987, respectively.

Since 1987, he has been with the Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea, where he is currently a Professor. His research interests include converters for renewable energy, high-frequency converters, and switch-mode power supplies.