Versatile Unified Power Quality Conditioner Applied to Three-Phase Four-Wire Distribution Systems Using a Dual Control Strategy

Rodrigo Augusto Modesto, Sérgio Augusto Oliveira da Silva, Member, IEEE, Azauri Albano de Oliveira Júnior, and Vinicius Dário Bacon

Abstract—This paper presents the study, analysis and practical implementation of a versatile unified power quality conditioner (UPQC), which can be connected in both three-phase three-wire or three-phase four-wire distribution systems for performing the series-parallel power-line conditioning. Thus, even when only a three-phase three-wire power system is available at a plant site, the UPQC is able to carry out power-line compensation for installed loads that require a neutral conductor to operate. Different from the control strategies used in the most of UPQC applications in which the controlled quantities are non-sinusoidal, this UPQC employs a dual compensation strategy, such that the controlled quantities are always sinusoidal. Thereby, the series converter is controlled to act as a sinusoidal current source, whereas the parallel converter operates as a sinusoidal voltage source. Thus, because the controlled quantities are sinusoidal, it is possible to reduce the complexity of the algorithms used to calculate the compensation references. Therefore, since the voltage and current controllers are implemented into the synchronous reference frame, their control references are continuous, decreasing the steady-state errors when traditional proportional-integral controllers are employed. Static and dynamic performances, as well as the effectiveness of the dual UPQC are evaluated by means of experimental results.

Index Terms—Active filter, dual control strategy, power conditioning, three-phase distribution systems, UPQC.

I. INTRODUCTION

The demand for power quality (PQ) improvement has been growing in recent years, mainly due to the increase of nonlinear loads connected to the electrical power system causing distortions in the utility voltages at the point of common coupling. Other PQ problems, such as voltage sags/swells and voltage unbalances can also affect the proper operation of sensitive equipment causing malfunction.

Furthermore, additional procedures should be taken into account in order to overcome PQ problems associated with harmonic currents generated by nonlinear loads, load unbalances and reactive power demanded by the load. Several procedures have been adopted to mitigate PQ problems, which can be carried out by means of active power-line conditioners, such as unified power quality conditioners (UPQC) [1]-[17], shunt [18]-[24], series [25] and hybrid active power filters (APFs) [26], [27] and dynamic voltage restorers [28].

By means of single-phase [18], [19] or three-phase [20]-[24] topologies, shunt APFs are placed in parallel with nonlinear loads, and controlled to operate as a non-sinusoidal current source. In three-phase systems, they can only be employed for compensating harmonic currents [20] or load unbalances and load reactive power compensation [21]-[24]. Operating as non-sinusoidal voltage sources [26] or sinusoidal current sources [27], series APF filters, which are placed between the utility grid and the load, can compensate harmonic currents, load unbalances and reactive power of the load, while the load voltages are regulated [27]. On the other hand, UPQC systems can perform, simultaneously, the series-parallel active power-line compensation by using both series and parallel APFs. Thus, for overcoming utility PQ problems, UPQCs have been employed based on different concepts and solutions [10], [13], [15], comprising single-phase systems [14] or in three-phase applications, considering three-phase three-wire (3P3W) systems [1], [3], [9], [17] or three-phase four-wire (3P4W) systems [2], [4], [8], [11], [12]. Accordingly, in most UPQC-based applications, the series and parallel APFs are controlled as non-sinusoidal sources by using non-sinusoidal references to control voltage and current quantities [1], [6]-[17].

It is well known that non-sinusoidal references are difficult to be synthesized by PWM converters and require an additional effort in order to achieve good performance in APF or UPQC applications. On the other hand, sinusoidal control references have been used in applications involving uninterruptible power supply (UPS) systems [29], [30], such that in the standby operation mode the UPS system acts similarly to a UPQC performing the series-parallel power compensation. In this application, the series converter is controlled to operate as a sinusoidal current source rather than a non-sinusoidal voltage source, while in the parallel conditioning the parallel converter is controlled to operate as a...
sinusoidal voltage source rather than a non-sinusoidal current source.

In addition, this dual compensation strategy has also been tested in UPQC applications [2]-[4]. Thus, different from the conventional conditioning strategy, which uses non-sinusoidal control references, the dual compensating strategy uses only sinusoidal references to control the PWM converters. As a result, the generation of the control references is easier to obtain, allowing the use of simpler algorithms to accomplish this aim.

It can be noted that, since the parallel converter is controlled to handle only sinusoidal voltages [2], [3], [29], [30], the utility voltage components that are different from the positive sequence components will appear across the series coupling transformers, so that they are indirectly compensated without the need to calculate any non-sinusoidal compensation reference voltages. Moreover, since the output voltages are controlled to be in phase with the utility voltages, the use of a Phase-locked Loop (PLL) system operating with constant amplitude is necessary in order to generate the sinusoidal output voltage references.

Synchronous Reference Frame (SRF) based controllers (dq0-axes) are implemented in this paper to control the input currents and the output voltages of the UPQC. Due to the voltage and current references being sinusoidal, the use of continuous control references into the SRF-based controllers is allowed, leading to a reduction in steady-state errors when conventional Proportional-Integral (PI) controllers are chosen to be implemented in this same reference frame, representing another important advantage when the dual compensation strategy is compared to the conventional one.

The UPQC input currents are also controlled to be in phase with the utility voltages. Thereby, the estimated utility phase-angle ($\theta$) obtained from the PLL is also employed to generate the sinusoidal input current references. In addition, $\theta$ is used for obtaining the coordinates of the unit vector ($\sin \theta$ and $\cos \theta$) of the SRF-based controllers. In this paper, a three-phase power-based PLL (3pPLL) scheme is employed [9], [30]. Once the conventional 3pPLL suffers with utility voltage disturbances, such as harmonics and/or unbalances, a self-tuning filter (STF) [23] is used in conjunction with the 3pPLL scheme. The STF is placed between the utility voltages and the 3pPLL scheme, where the angular frequency estimated from the 3pPLL is used to adjust the STF cut-off frequency, avoiding that variations in utility frequency can interfere or affect its performance.

The main contribution of this paper is to present the practical implementation of a 3P4W distribution system based on UPQC topology, which has been previously evaluated in [6] using simulations. This versatile UPQC topology can be connected either in three-phase three-wire (3P3W) or in three-phase four-wire (3P4W) distribution power systems, to perform active power-line conditioning. Nevertheless, its main application is indicated for 3P3W systems. Thus, if only a 3P3W power supply system is available at a plant site, the implemented UPQC is able to perform the power-line compensation even when the installed single-phase loads require the neutral conductor to operate.

In [6], the effectiveness of the UPQC-based 3P4W distribution system was evaluated only by means of simulation results, in which the well-known strategy based on the $p$-$q$ theory [33] was used to obtain the compensation references of voltages and currents. Besides the experimental results used to evaluate the static and dynamic performance, as well as the effectiveness of the UPQC topology, this paper aims to employ the dual compensating strategy implementation, with its inherent advantages, to achieve the following purposes: i) suppress load harmonic currents; ii) compensate load reactive power; iii) compensate load unbalances; iv) compensate utility voltage unbalances; v) suppress utility harmonic voltages; and vi) regulate the output voltages.

This paper is organized as follows: Section II describes the structure of the UPQC topology and its main features are highlighted. Section III presents the state feedback of the current and voltage controllers, while the stability analysis is treated in Section IV. The strategies used to generate the sinusoidal references of voltages and currents are presented in Section V. In Section VI the static and dynamic performances of the UPQC are evaluated by means of experimental tests. Finally, Section VII presents the conclusions of the paper.

II. UPQC TOPOLOGY DESCRIPTION

The UPQC topology employed to implement the dual compensation strategy presented in this paper is shown in Fig. 1. It is comprised of both Three-Leg (3-Leg) and Four-Leg (4-Leg) PWM converters sharing the same DC-link.

The UPQC is connected between a 3P3W power supply distribution system and a 3P4W plant site composed of several types of three-phase and single-phase loads. It is assumed that the single-phase loads use the neutral conductor to operate. In this case, a 3P4W distribution system is necessary, which is composed of three power conductors and a neutral conductor to feed the loads. Thus, as can be noted in the UPQC-based 3P4W distribution system shown in Fig. 1, the neutral current flows through the wire conductor connected to the fourth leg of the shunt 4-Leg PWM converter.

The 4-Leg PWM converter [6], [8], [12] was chosen to act as the shunt AF, because it is able to operate with lower DC-link voltage amplitude when compared to the 3-Leg PWM split-capacitor topology [2], [15]. In addition, the 3-Leg split-capacitor topology requires an additional control loop to compensate its inherent DC-link capacitor voltage unbalances. Although the 4-Leg converter has a greater number of switches, the power rating of the devices that compose its fourth leg is reduced, because the current that flows through the neutral conductor in most cases is low.

A. Dual Compensation Principle

In order to make the input currents sinusoidal, balanced and in phase with the utility voltages, in the dual compensating strategy, the series PWM converter is controlled to operate as a sinusoidal current source. In this case, its impedance must be high enough to isolate the harmonic currents generated by the non-linear loads. On the other hand, the parallel PWM converter also makes the output voltages sinusoidal, balanced, regulated and in phase with the utility voltages. In other words, it is controlled to operate as a sinusoidal voltage source, such that its impedance must be sufficiently low to absorb the load harmonic currents [30].
Since the series and parallel converters have high and low impedances, respectively, the load harmonic currents flow naturally through the parallel converter. Furthermore, compensation for load unbalances is ensured by controlling the series converter to follow sinusoidal and balanced references so that the negative and zero sequence components are compensated. Finally, the fundamental reactive power compensation is ensured by controlling the series converter current references to be in phase with the utility voltages.

On the other hand, the utility harmonic voltages and unbalances are compensated ensuring that the controlled output voltages follow sinusoidal and balanced references, such that the amplitude differences between the input and output voltages will appear across the series coupling transformers, meaning that any utility voltage disturbances are naturally compensated. This makes the dual compensating strategy more attractive than the conventional strategy, considering that the load is less affected by the occurrence of grid voltage disturbances, such as voltage sags. This is possible because, different from the conventional strategy in which the series converter controls the output voltages, in the dual compensating strategy this task is entirely assumed by the parallel converter.

III. MODELING OF SERIES AND PARALLEL CONVERTERS

The modeling of the series and parallel PWM converters are presented in this section. In addition, the voltage and current controllers implemented in the SRF (dq0-axes) are discussed.

A. Series Converter Modeling

The state-space system and the transfer functions of the series converter in the dq-axes are obtained based on a mathematical model. The modeling is accomplished considering that all involved inductances and resistances are identical, as follows: $L_{fsa} = L_{fss} = L_{fsc} = L_{fs}$ and $R_{fsa} = R_{fsh} = R_{fsc} = R_{fs}$. By means of Fig. 1, the equations that represent the system are given by (1) and (2).

\[
\begin{align*}
    u_{sab, \text{pwm}} &= v_{Lfsa} + v_{Rfs} + v_{Cab} - v_{Rfs} - v_{Lfsb} \quad (1) \\
    u_{sbc, \text{pwm}} &= v_{Lfsb} + v_{Rfsb} + v_{Cbc} - v_{Rfs} - v_{Lfsbc} \quad (2)
\end{align*}
\]

where: $u_{sab, \text{pwm}}$ and $u_{sbc, \text{pwm}}$ are the respective PWM voltages at the 3-Leg series converter terminals.

Considering the voltages of the PWM series converter in the $dq$-axes ($u_{sad, \text{pwm}}$ and $u_{sqd, \text{pwm}}$), the state-space equation is given by:

\[
\dot{x}_{sdq}(t) = A_{sdq} \cdot x_{sdq}(t) + B_{sdq} \cdot u_{sdq}(t) + F_{sdq} \cdot w_{sdq}(t) \quad (3)
\]

where:

\[
\begin{align*}
    A_{sdq} &= \begin{bmatrix}
        0 & 1 \\
        -\frac{R_{fs} \omega}{L_{fs}} & -\frac{R_{fs} \omega}{L_{fs}}
    \end{bmatrix}, \\
    B_{sdq} &= \begin{bmatrix}
        \frac{1}{3i_{fs}} & 0 \\
        0 & \frac{1}{3i_{fs}}
    \end{bmatrix}, \\
    F_{sdq} &= \begin{bmatrix}
        1 & 0 \\
        0 & -1
    \end{bmatrix}
\end{align*}
\]

Thereby, based on (3), the series converter average model represented as a signal flow graph is shown in the dotted area of Fig. 2(a). In addition, the current controller into the $dq$-axes is also shown, where $G_{s(dq)}$ and $G_{s(dq)}$ represent the transfer functions of the PI current controllers; $D_{sd}$ and $D_{sq}$ are the duty cycles; $V_{DC}$ is the DC-bus voltage; and $K_{PWM}$ is the gain of the PWM modulator given by $K_{PWM} = 1/P_{PWM}$ [31], where $P_{PWM}$ is the peak value of the PWM triangular carrier implemented in the digital signal processor (DSP). The current coupling between the $dq$-axes, shown in the average model of Fig. 2(a), is eliminated by using the scheme presented in Fig. 2(b), where the dotted blocks represent the decoupling effects [32] implemented in the block diagram shown in Fig. 2(a).

Thus, based on Fig. 2(a), the transfer functions of the closed loop system can be represented by (4), where $K_{P_{s(dq)}}$ and $K_{I_{s(dq)}}$ are the proportional and integral controller gains, and $i_{*_{s(dq)}}$ represents the continuous current references in the $dq$ coordinates.

Fig. 1. 3P4W distribution system based on UPQC converter connected to 3P3W power system.
\[
\frac{i_{S(d,q)}(s)}{i_{S,a(d,q)}(s)} = \frac{K_{PWM} V_c}{L_f s^2 + (R_f s + X_1 K_{PWM} s + X_2 K_{PWM}) s + X_1 K_{PWM}}
\]

where: \( X_1 = K_{PWM} V_c \)

\[
i_S(d,q)(s) = X_1 (K_{PWM} s + K_i s)_s + X_1 K_i s(d,q)
\]

B. Parallel Converter Modeling

The state-space system and the transfer functions of the parallel converter in the dq0-axes are obtained based on a mathematical model. The modeling is accomplished considering that all involved inductances, resistances and capacitances are identical, as follows: \( L_{fp} = L_{fpa} = L_{fpc} = L_{fpa} = L_{fpc} = L_{fp} \); \( R_{pa} = R_{pfb} = R_{pbc} = R_{pbc} = R_{fp} \), and \( C_{fp} = C_{fpa} = C_{fpc} = C_{fp} \).

By means of Fig. 1, the expressions that represent the system are given by (5), (6) and (7), as follows:

\[
u_{pan,pwm} = R_{fpa} \frac{di_{pa}}{dt} + L_{fpa} \frac{di_{pa}}{dt} + v_{La} + L_{fpa} \frac{di_{pa}}{dt} + R_{fp} \frac{di_{pa}}{dt}
\]

\[
u_{pbn,pwm} = R_{fpa} \frac{di_{pa}}{dt} + L_{fpa} \frac{di_{pa}}{dt} + v_{La} + L_{fpa} \frac{di_{pa}}{dt} + R_{fp} \frac{di_{pa}}{dt}
\]

\[
u_{pfn,pwm} = R_{fpa} \frac{di_{pa}}{dt} + L_{fpa} \frac{di_{pa}}{dt} + v_{La} + L_{fpa} \frac{di_{pa}}{dt} + R_{fp} \frac{di_{pa}}{dt}
\]

where: \( u_{pan,pwm}, u_{pbn,pwm}, \) and \( u_{pfn,pwm} \) are the respective PWM voltages at the terminals \( a, b \) and \( c \) of the 4-L parallel converter.

The capacitor currents of the output filters \( (i_{cfp}, i_{cfp}, \) and \( i_{cfp} \) ) are given by:

\[
i_{cfp} = C_{fp} \frac{dv_{La}}{dt} = i_{la} - i_{ca}
\]

\[
i_{cfp} = C_{fp} \frac{dv_{Le}}{dt} = i_{ib} - i_{cb}
\]

\[
i_{cfp} = C_{fp} \frac{dv_{Le}}{dt} = i_{ic} - i_{ce}
\]

where \( i_{la}, i_{ib} \) and \( i_{ic} \) are the currents of the inductors, and \( i_{ca}, i_{cb} \) and \( i_{ce} \) are the output currents of the parallel converter.

Considering the PWM converter voltages of the parallel synchronous rotating frame \( (u_{pdm,pwm}, u_{pdm,pwm}, \) and \( u_{pdm,pwm} \)), the state-space equation is found as:

\[
\dot{x}_{pdq0}(t) = A_{pdq0} \cdot x_{pdq0}(t) + B_{pdq0} \cdot u_{pdq0}(t) + F_{pdq0} \cdot w_{pdq0}(t)
\]

where:

\[
\dot{x}_{pdq0}(t) = \begin{bmatrix} \frac{di_{pd}}{dt} + \frac{di_{pd}}{dt} + \frac{dv_{La}}{dt} + \frac{dv_{La}}{dt} + \frac{dv_{La}}{dt} \\ \frac{di_{pd}}{dt} + \frac{di_{pd}}{dt} + \frac{dv_{La}}{dt} + \frac{dv_{La}}{dt} + \frac{dv_{La}}{dt} \end{bmatrix}
\]

\[
A_{pdq0} = \begin{bmatrix} -\frac{1}{L_{fp}} & \omega & 0 & -\frac{1}{L_{fp}} & 0 & 0 \\ -\omega & -\frac{R_{fp}}{L_{fp}} & 0 & 0 & -\frac{1}{L_{fp}} & 0 \\ 0 & 0 & -\frac{R_{fp}}{L_{fp}} & 0 & 0 & -\frac{1}{L_{fp}} \\ 0 & 0 & 0 & \omega & 0 & 0 \\ 0 & 0 & -\omega & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}
\]

\[
B_{pdq0} = \begin{bmatrix} \frac{1}{L_{fp}} & 0 & 0 & \frac{1}{L_{fp}} & 0 & 0 \\ \frac{1}{L_{fp}} & \frac{1}{L_{fp}} & 0 & \frac{1}{L_{fp}} & 0 & 0 \\ 0 & 0 & \frac{1}{L_{fp}} & 0 & 0 & 0 \\ 0 & 0 & 0 & \frac{1}{L_{fp}} & 0 & 0 \\ 0 & 0 & 0 & 0 & \frac{1}{L_{fp}} & 0 \\ 0 & 0 & 0 & 0 & 0 & \frac{1}{L_{fp}} \end{bmatrix}
\]

Thereby, based on (11), the parallel converter average model represented as a signal flow graph is shown in the dotted area of Fig. 3(a). In addition, the voltage and current controllers into the dq0-axes are presented, where \( G_{PdPd(d,q)}, G_{PdPd(q)} \) and \( G_{PdPd(0)} \) represent the transfer functions of the PI voltage controllers (outer loops); \( G_{PdPd(d,q)}, G_{PdPd(q)} \) and \( G_{PdPd(0)} \) are the transfer functions of the proportional current controllers (inner loops); and \( D_{dpb}, D_{dpb} \) and \( D_{dpb} \) are the duty cycles. The current and voltage coupling between the dq-axes shown in the average model of Fig. 3(a) is eliminated by using the scheme presented in Fig. 3(b), where the dotted blocks represent the decoupling effects, which are implemented in the block diagram shown in Fig. 3(a).

Thus, based on Fig. 3(a), the transfer functions of the closed loop system can be represented by (12) and (13), where \( KP_{p(d,q)}, KL_{p(d,q)} \) and \( KL_{p(d,q)} \) are the proportional and integral gains of the controllers (outer voltage control loop), \( KP_{p(d,q)} \) and \( KP_{p(d,q)} \) are the proportional gains (inner current control loop), and \( v_{e(d,q,0)}(s) \) represents the continuous voltage references in the dq0 coordinates.
Considering the derivatives of the measured outputs
\[ Y = K_p K_c + Y_1 + Y_2 K_p + Y_3 K_p C_t = K + Y_1 + Y_2 K_p + Y_3 K_p C_t \]
where: 
\[ v_{l(d,q)}(s) = \frac{X_{1(d,q)} s^2 + X_{2(d,q)} s + X_{3(d,q)}}{Y_{1(d,q)} s^2 + Y_{2(d,q)} s + Y_{3(d,q)}} \]  
\[ v_{l(0)}(s) = \frac{X_{1(0)} s^2 + X_{2(0)} s + X_{3(0)}}{Y_{1(0)} s^2 + Y_{2(0)} s + Y_{3(0)}} \]

This section presents the stability study of the UPQC system, which involves the series and parallel converters. The aim of this study was to verify the ability of the system to remain stable even under load disturbances.

### A. Series APF

Considering the signal flow graph of the current controller and the series converter average model shown in Fig. 2(a), the closed loop transfer function in the dq coordinates can be represented by (4). Therefore, the stability analysis of the series converter involves only the second order denominator \( \lambda \) of (4). Applying the Routh-Hurwitz stability criterion, the necessary and sufficient conditions for ensuring the series converter stability is that all the coefficients of \( \lambda \) must have the same sign. As can be noted, all the coefficients are positive, meaning that the series converter control is always stable. In addition, load transients only affect the generation of the series current references. Therefore, since the reference currents are always sinusoidal, it is possible to assume that the series converter remains acting as a sinusoidal current source even when load transients occur.

### B. Parallel APF

Considering the signal flow graph of the voltage controllers and the parallel converter average model shown in Fig. 3(a), the closed loop transfer functions in the dq0 coordinates can be represented by (12) and (13). Considering that the PI controller gains \( K_{p_{d}} = K_{p_{i_{d}}}/K_{p_{i_{q}}}/4; K_{p_{d}} = K_{p_{i_{d}}}/K_{i_{i_{q}}} \) and \( K_{i_{d}} = K_{i_{i_{d}}}/K_{i_{i_{q}}} \), the same transfer function is obtained for each control loop implemented in the d, q and 0 coordinates as given by (14), allowing the study of the voltage control loops by means of a unique transfer function \( G_p(s) \). In addition, it is assumed that the individual control loops in the dq0 coordinates are obtained taking into account the coupling effects between the dq coordinates shown in Fig. 3.

Fig. 3. Parallel converter: (a) Signal flow graph of the voltage controllers and average model; (b) Model of the uncoupled system in SRF dq0-axes.
\begin{equation}
G_v(s) = \frac{v_{l(d,q,0)}(s)}{i_{l(d,q,0)}(s)} = \frac{(1 + K)[X_1 Y_1 s^3 + X_2 Y_2 s^2 + X_3 Y_3 s + Y_4]}{Y_1 s^3 + Y_2 s^2 + Y_3 s + Y_4}
\end{equation}

where:
\begin{align*}
X_1 &= K_{PWM} V_{DC} C_p K_{pi}; \\
X_2 &= K_{PWM} V_{DC} C_p K_{pp}; \\
X_3 &= Y_{l(d,q,0)} = K_{PWM} V_{DC} K_{pi} R_i; \\
Y_1 &= C_{fp} L_{fp}; \\
Y_2 &= C_{fp} (K_{PWM} V_{DC} K_{pp} R_i + R_{fp}); \\
Y_3 &= K_{PWM} V_{DC} K_{pi} K_p + 1.
\end{align*}

Fig. 4. Parallel converter equivalent model used to stability analysis for the \( dq \) voltage control loops.

However, it is not possible to analyze how the load current transients will interfere in the controls of the UPQC output voltages only by using the transfer function \( G_v(s) \). Thus, Fig. 4 presents the block diagram, which is based on the control loops shown in Fig. 3(a), as well as the aforementioned considerations. Thus, the load current \( i_i \) is considered as an input of the system, whereas the voltage \( \psi_i \) is the output. In addition, in order to obtain an adequate representation of the system, the source current \( i_s \) is calculated from both the output voltage \( \psi_i \) and input voltage \( \psi_s \), taking into account the leakage inductances and resistances of the series coupling transformers (\( L_d \) and \( R_i \)), as well as the grid equivalent inductances (\( L_g \)). Thereby, from Fig. 4, the closed loop transfer function \( G_v(s) = v_{l(d,q,0)}(s)/i_{l(d,q,0)}(s) \) can be obtained by (15). Applying the Routh-Hurwitz stability criterion, two conditions must be met: i) all the polynomial coefficients of the denominator must have the same sign; ii) the inequality \( Y_2 Y_3 > Y_1 Y_4 \) must be respected. Therefore, by inspecting the denominator of (15), the first condition is always met. On the other hand, the second condition can be met by adjusting the PI controller gains. Thus, taking into account the aforementioned conditions, the system will always be stable, even when load transients occur.

V. CONTROL REFERENCES OF THE SERIES AND PARALLEL CONVERTERS

In this section the strategies used to generate the sinusoidal reference quantities used to control the series and the parallel converters are presented. As aforementioned, both the current and voltage control references are controlled to be in phase with the utility voltages. Since the controlled voltages and currents are sinusoidal quantities, a significant advantage is attained when the dual compensating strategy is compared with the conventional strategy, whose controlled quantities are always non-sinusoidal. This advantage is highlighted mainly because the control references into the SRF-based controllers are continuous, leading to reduced errors in the steady-state of the PI controllers.

A. Series Converter Reference Currents

The current control loop of the series converter is shown in the signal flow graph of Fig. 5(a). The continuous reference current in the SRF direct axis \( d \) is defined by \( i_{sd} \), which is able to make the serial converter synthesize the sinusoidal input currents \( i_s \). As can be noted, the three-dimensional space vector modulation (3-D-SVM) technique is used in the series converter.

The reference current \( i_{sd} \) is obtained by measuring the load currents \( i_{ld} \) and \( i_{lb} \) and converting them to the rotating reference frame. Thus, the direct current \( i_d \) is achieved by means of (16) and (17), whereas the utility phase-angle \( \theta \), used to calculate the coordinates of the unit vectors \( \sin \theta \) and \( \cos \theta \) is obtained from the three-phase PLL system. Next, a low-pass filter (LPF) is employed to obtain the direct component \( i_{d} \), which represents, in the SRF, the active portions of the load currents \( i_{ld} \) and \( i_{lb} \). In other words, \( i_{d} \) represents the positive sequence components of the load currents.

\[
\begin{bmatrix} i_a \\ i_b \\ i_c \end{bmatrix} = \begin{bmatrix} 1 & \frac{1}{2} & 0 \\ 0 & \frac{\sqrt{3}}{2} & -\frac{1}{2} \\ 1 & 0 & \sqrt{3} \end{bmatrix} \begin{bmatrix} [i_{ld}] \\ [i_{lb}] \\ [i_{lc}] \end{bmatrix}
\]

\begin{equation}
\begin{bmatrix} i_d \\ i_{dc} \end{bmatrix} = \begin{bmatrix} i_d \cos \theta + i_{dc} \sin \theta \\ i_d \sin \theta - i_{dc} \cos \theta \end{bmatrix}
\end{equation}

The control of the power balance flow through the UPQC must be take into account in order to maintain the DC-bus voltage constant. Thereby, the final reference current \( i_{sd}^* \) is calculated by using (18), where \( i_{dc} \) is added to \( i_{d} \). Thus, \( i_{dc} \) represents the control action of the DC-bus voltage controller that compensates the inherent losses of the filter elements and semiconductor devices. In addition, \( i_{dc} \) controls the balance of the power flow through the UPQC when different amplitudes between the input voltages \( v_{sa}, v_{sb}, v_{sc} \) and output voltages \( v_{la}, v_{lb}, v_{lc} \) occur [30].

\[
i_{sd}^* = i_{dc} + i_{d}
\]
in the signal flow graph of Fig. 5(b). The reference voltage in the SRF direct axis $d$ is defined by $v_d$. Its constant and continuous value represents the AC voltages ($v_a, v_b, v_c$) provided to the load. The reference voltages of the quadrature axis $q$ ($v_q$) and $v_o$ are set to zero since sinusoidal and balanced voltages are desirable. As can be noted, the 3-D-SVM technique is employed in the parallel converter.

VI. EXPERIMENTAL RESULTS

The performance of the implemented UPQC is evaluated by means of experimental tests based on the prototype shown in Fig. 6. Two digital signal processors (DSP TMS320F28335) were used for digital implementation of the SRF and PLL algorithms, as well as the PI controllers. IGBT modules (SK40GB 123 Semikron) with their respective drivers compose the 4-Leg converters. The main parameters used in the experimental tests are shown in Table I, whereas the controller parameters, such as the phase-margins and crossover frequencies used to determine the PI controller gains are shown in Table II. The controllers were tuned based on the frequency response method adopting the gain crossover frequency at 0dB and the phase-margin as design parameters [19]. Finally, the three-phase non-linear loads adopted in the experiments are described in Table III.

Fig. 7 presents the static behavior of the currents involved in the UPQC operation, considering the loads presented in Table III. The unbalanced load currents ($i_{a}, i_{b}, i_{c}$), the compensated source currents ($i_{a}, i_{b}, i_{c}$), and the compensation currents ($i_{a}, i_{b}, i_{c}$) are shown in Fig. 7(a), considering the unbalanced three-phase load (1). As can be noted, the source currents are sinusoidal, balanced, and with very low harmonic contents. In addition, it can be seen that the load neutral wire current ($i_{n}$) flows to the fourth leg of the parallel 4-Leg converter ($i_{n}$). In Fig. 7(b) the experimental results for the unbalanced three-phase load (2) are shown, where the load currents ($i_{a}, i_{b}, i_{c}$), the currents related to phase “a” ($i_{a}, i_{b}, i_{c}$), and the input and output currents and voltages related to phase “a” ($v_{sa}, v_{sb}, v_{ua}, v_{ua}$) can be seen. It can be noted that both the input currents, as well the output voltages are controlled to be in phase with the utility voltages.

The results obtained for the balanced three-phase load (1) are presented in Fig. 7(c), where the load currents ($i_{a}, i_{b}, i_{c}$), the output voltage ($v_{o}$), the parallel converter compensation currents ($i_{ca}, i_{cb}$), and the balanced source currents ($i_{a}, i_{b}, i_{c}$) are shown.

The results presented in Fig. 7 show the ability of the UPQC to perform the power-line compensation even when only a 3P3W system is available at a plant site is, and the installed loads require a neutral conductor for connecting one or more single-phase loads (3P4W).

Table IV shows the THD of the load currents ($i_{a}, i_{b}, i_{c}$) and source currents ($i_{sa}, i_{sb}, i_{sc}$), where a significant reduction in the THDs related to the compensated source currents is noted.

Fig. 8 presents the static behavior of the voltages involved in the UPQC operation. Balanced, however distorted, input voltages ($v_{sa}, v_{sb}, v_{sc}$), the compensated output voltages ($v_{oa}, v_{ob}$, and $v_{oc}$), and the compensation voltages across the
series transformers \((v_{Ca}, v_{Cb} \text{ and } v_{Cc})\) are shown in Fig. 8(a), whereas unbalanced, however undistorted, input voltages, the compensated output voltages, and the compensation voltages across the series transformers \((v_{Ca}, v_{Cb} \text{ and } v_{Cc})\) are shown in Fig. 8(b), considering the unbalanced three-phase load (1). As can be seen, in both cases, the parallel converter provides sinusoidal, balanced, and regulated output voltages for the loads, with low harmonic contents. Since the output voltages are controlled to be sinusoidal, the series compensation voltages \((v_{Ca}, v_{Cb} \text{ and } v_{Cc})\) are the difference between the input voltages and the output voltages. This means that the utility voltage harmonics, and/or voltage unbalances are indirectly compensated and naturally absorbed by the series transformers, without the need to use any method to calculate the compensation references. Table V presents the THD of the input and output voltages related to the experimental tests presented in Fig. 8(a). A significant reduction of the harmonic contents present in the output voltages is noted.

Fig. 9 presents the dynamic behavior of the DC-bus voltage \((V_{DC})\) and the source currents \((i_{sa}, i_{sb}, \text{ and } i_{sc})\) when the load of phase "a" is disconnected and reconnected after a few seconds. Fig.9(a) presents the DC-bus voltage and the unbalanced load currents \((i_{La}, i_{Lb}, \text{ and } i_{Lc})\). As can be noted, even before and after the load transients, the source currents remain balanced as shown in Fig. 9(b). Fig. 9(c) shows the source currents in detail after the first transient. The action of the DC-bus voltage controller on the input currents keeps the voltage controlled at 400 V. The UPQC dynamic behavior under voltage sag disturbance, remaining sinusoidal and regulated.

Table I presents the DC-bus voltage harmonics, and/or voltage unbalances are indirectly compensated and naturally absorbed by the series transformers, without the need to use any method to calculate the compensation references. Table V presents the THD of the input and output voltages related to the experimental tests presented in Fig. 8(a). A significant reduction of the harmonic contents present in the output voltages is noted.

Table II presents the THD of the input and output voltages related to the experimental tests presented in Fig. 8(a). A significant reduction of the harmonic contents present in the output voltages is noted.

### Table I

<table>
<thead>
<tr>
<th>Parameters Used in the Tests Carried Out on the UPQC</th>
</tr>
</thead>
</table>
| Dynamic performance of the DC-bus voltage \(V_{DC}\) and the source currents \((i_{sa}, i_{sb}, \text{ and } i_{sc})\) when the load of phase "a" is disconnected and reconnected after a few seconds. Fig.9(a) presents the DC-bus voltage and the unbalanced load currents \((i_{La}, i_{Lb}, \text{ and } i_{Lc})\). As can be noted, even before and after the load transients, the source currents remain balanced as shown in Fig. 9(b). Fig. 9(c) shows the source currents in detail after the first transient. The action of the DC-bus voltage controller on the input currents keeps the voltage controlled at 400 V. The UPQC dynamic behavior under voltage sag disturbance, remaining sinusoidal and regulated. |}

### Table II

<table>
<thead>
<tr>
<th>dq0-axes</th>
<th>Parallel Converter</th>
<th>Series Converter</th>
</tr>
</thead>
<tbody>
<tr>
<td>dq</td>
<td>Outer Loop</td>
<td>Inner Loop</td>
</tr>
<tr>
<td>0</td>
<td>0.2333 Ω⁻¹</td>
<td>549 Ω⁻¹/s</td>
</tr>
<tr>
<td>0</td>
<td>0.2381 Ω⁻¹</td>
<td>526 Ω⁻¹/s</td>
</tr>
<tr>
<td></td>
<td>DC-bus voltage</td>
<td></td>
</tr>
</tbody>
</table>

### Table III

<table>
<thead>
<tr>
<th>Load Parameters Used in the Experimental Tests</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unbalanced three-phase loads</td>
</tr>
<tr>
<td>Three single-phase full wave rectifiers (1)</td>
</tr>
<tr>
<td>R=8.1 Ω</td>
</tr>
<tr>
<td>L=380 mH</td>
</tr>
<tr>
<td>Phases ABC</td>
</tr>
<tr>
<td>Unbalanced three-phase loads</td>
</tr>
<tr>
<td>Three single-phase full wave rectifiers (2)</td>
</tr>
<tr>
<td>R=13.5 Ω</td>
</tr>
<tr>
<td>C=940 μF</td>
</tr>
<tr>
<td>R=8.1 Ω</td>
</tr>
<tr>
<td>L=380 mH</td>
</tr>
<tr>
<td>Phases ABC</td>
</tr>
<tr>
<td>Balanced three-phase load</td>
</tr>
<tr>
<td>Three-phase full wave rectifier (1)</td>
</tr>
<tr>
<td>R=17.7 Ω</td>
</tr>
<tr>
<td>Phases ABC</td>
</tr>
</tbody>
</table>

0885-8993 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
TABLE IV
LOAD AND SOURCE CURRENTS TOTAL HARMONIC DISTORTIONS

<table>
<thead>
<tr>
<th>Three-phase loads</th>
<th>Total Harmonic Distortion (THD %)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$i_{La}$</td>
</tr>
<tr>
<td>Unbalanced three-phase load (1)</td>
<td>30.7</td>
</tr>
<tr>
<td>Unbalanced three-phase load (2)</td>
<td>62.7</td>
</tr>
<tr>
<td>Three-phase load (1)</td>
<td>26.0</td>
</tr>
</tbody>
</table>

Fig. 7. Experimental results for the loads presented in Table III: (a) UPQC currents for unbalanced three-phase -phase load (1) (20 A/div, 5 ms/div): Load currents ($i_{La}$, $i_{Lb}$, $i_{Lc}$) and $i_{Ln}$, Compensated source currents ($i_{sa}$, $i_{sb}$, $i_{sc}$), and Currents of the parallel converter ($i_{ca}$, $i_{cb}$, $i_{cc}$) and $i_{cn}$; (b) Currents and voltages of phase “a” of the UPQC for the unbalanced three-phase load (2) (20 A/div, 100V/div, 5 ms/div): Load currents ($i_{La}$, $i_{Lb}$, $i_{Lc}$); Currents of phase “a”: load $i_{La}$, parallel converter $i_{ca}$ and source $i_{sa}$; voltages and currents of phase “a”: load current $i_{La}$, source current $i_{sa}$, utility voltage $v_{sa}$ and load voltage $v_{La}$, (c) UPQC currents for three-phase load (1) (2.5 ms/div): Load currents ($i_{La}$, $i_{Lb}$, $i_{Lc}$) (5 A/div), Source compensated currents ($i_{sa}$, $i_{sb}$, $i_{sc}$) (10 A/div), Parallel converter currents ($i_{ca}$, $i_{cb}$, $i_{cc}$) (10 A/div).

TABLE V
THD OF THE INPUT AND OUTPUT VOLTAGES FOR THE UNBALANCED THREE-PHASE LOAD (1)

<table>
<thead>
<tr>
<th>Three-phase load</th>
<th>Total Harmonic Distortion (THD %)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$v_{ia}$</td>
</tr>
<tr>
<td>Unbalanced three-phase load (1)</td>
<td>12.3</td>
</tr>
</tbody>
</table>

0885-8993 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Fig. 8. Voltages of the UPQC under utility harmonics and unbalances for the unbalanced three-phase load (1): (a) Utility voltages \( (v_{sa}, v_{sb}, v_{sc}) \) (50 V/div, 2.5ms/div), Load voltages \( (v_{La}, v_{Lb}, v_{Lc}) \) (50 V/div, 2.5ms/div) and series compensating voltages \( (v_{Ca}, v_{Cb} \text{ and } v_{Cc}) \) (50 V/div, 2.5ms/div); (b) (a) Utility voltages \( (v_{sa}, v_{sb}, v_{sc}) \) (50 V/div, 2.5ms/div), Load voltages \( (v_{La}, v_{Lb}, v_{Lc}) \) (50 V/div, 2.5ms/div) and series compensating voltages \( (v_{Ca}, v_{Cb} \text{ and } v_{Cc}) \) (50 V/div, 2.5ms/div).

Fig. 9. Voltages and current of the UPQC for the unbalanced three-phase load 1: (a) DC-bus voltage \( (V_{DC}) \) (100 V/div, 500ms/div) and load currents \( (i_{La}, i_{Lb}, i_{Lc}) \) (20 A/div, 500ms/div); (b) DC-bus voltage \( (V_{DC}) \) (100 V/div, 500ms/div) and source currents \( (i_{sa}, i_{sb}, i_{sc}) \) (20 A/div, 500ms/div); (c) DC-bus voltage \( (V_{DC}) \) (100 V/div, 5ms/div) and details of the source currents \( (i_{sa}, i_{sb}, i_{sc}) \) after the first load transient (20 A/div, 5ms/div).

Fig. 10. UPQC under voltage sag disturbance (phase ‘a’): utility voltage \( (v_{sa}) \), load voltage \( (v_{La}) \) and series compensating voltage \( (v_{Ca}) \) (200 V/div, 25ms/div).

Harmonic spectra and the THDs related to the input and output voltages and currents of the UPQC are presented in Fig. 11. The THDs of the utility voltage \( (v_{sa}) \) and the load voltage \( (v_{La}) \) measured in phase ‘a’ are shown in Fig. 11(a), whereas the THDs of the source current \( (i_{sa}) \) and the load current \( (i_{La}) \) are shown in Fig. 11(b) for the unbalanced three-phase load (1). The current harmonic spectra and THDs of the UPQC supplying the unbalanced three-phase load (2), measured in phase ‘a’ \( (i_{sa}, i_{La}) \), are shown in Fig. 11(c).

VII. CONCLUSION

This paper presents a practical and versatile application based on UPQC, which can be used in three-phase three-wire (3P3W), as well as three-phase four-wire (3P4W) distribution systems. It was demonstrated that the UPQC installed at a 3P3W system plant site was able to perform universal active filtering even when the installed loads required a neutral conductor for connecting one or more single-phase loads.
The series-parallel active filtering allowed balanced and sinusoidal input currents, as well as balanced, sinusoidal and regulated output voltages.

By using a dual control compensating strategy, the controlled voltage and current quantities are always sinusoidal. Therefore, it is possible to reduce the complexity of the algorithms used to calculate the compensation references. Furthermore, since voltage and current SRF-based controllers are employed, the control references become continuous, reducing the steady-state errors when conventional PI controllers are used.

Based on digital signal processing and by means of extensive experimental tests, static and dynamic performances, as well as the effectiveness of the dual UPQC were evaluated, validating the theoretical development.

Figure 1. Harmonic spectra and THDs of voltage and current. (a) voltages of phase “a” for the unbalanced three-phase load 1: utility voltage \( v_{ua} \) and load voltage \( v_{ua} \); (b) currents of phase “a” for the unbalanced three-phase load 1: source current \( i_{sa} \) and load current \( i_{s'a} \); (c) currents of phase “a” for the unbalanced three-phase load 2: source current \( i_{sa} \) and load current \( i_{s'a} \).

REFERENCES


Sérgio A. Oliveira da Silva (M’13) was born in Joaquim Távora, Brazil, in 1964. He received the B.S. and M.S. degrees in electrical engineering from Federal University of Santa Catarina (UFSC), Florianopolis, SC, Brazil, in 1987 and 1989, respectively. He received Ph.D. degree from Federal University of Minas Gerais (UFMG), Belo Horizonte, MG, Brazil, in 2001.

Since 1993, he has been with the Electrical Engineering Department of Federal University of Technology (UTFPR-CP), Cornélio Procópio, PR, Brazil, where he is currently a full Professor of Electrical Engineering and coordinator of the Power Electronics and Renewable Energies Laboratory. His research interests are related to power electronics applications involving UPS systems, active power-line filters, photovoltaic systems, control systems and power quality. He is member of Brazilian Power Electronics Society and IEEE Power Electronics Society.

Azauri Alcântara de Oliveira Jr. was born in 1955. He received the B.S and M.S. degrees in electrical/electronic engineering from São Carlos Engineering School (EESC), University of São Paulo (USP), São Carlos, SP, Brazil, in 1977 and 1984, respectively. He received the Ph.D degree in electrical engineering from Polytechnic School, University of São Paulo, São Paulo, SP, Brazil, in 1991.

Since 1978, he has been with the Electrical and Computing Engineering Department, EESC, USP, where he is currently a professor of Electrical Engineering the coordinator of the Power Electronics and Control Laboratory. His research interests include power electronics, electric machinery drives, wireless power transfer and engineering education.

Rodrigo Augusto Modesto was born in Londrina, PR, Brazil, in 1982. He received the B.S. degree in industrial automation technology from the Federal University of Technology, Cornélio Procópio, PR, Brazil, and electrical engineering from the North University of Paraná, Londrina, PR, Brazil, in 2004 and 2009, respectively. He received the M.S. degree in electrical engineering from the State University of Londrina, Londrina, PR, Brazil, in 2007, and the Ph.D. degree from the São Carlos Engineering School, University of São Paulo, São Carlos, SP, Brazil, in 2015. Since 2009, he has been with the Electrical Engineering Department of Federal University of Technology, Cornélio Procópio, Brazil, where he is currently Professor of Electrical Engineering. His present researches involve power electronics applications, UPS systems, active power filters and power quality. He is member of Brazilian Power Electronics Society.

Vinicius Dário Bacon was born in Arapongas, PR, Brazil, in 1991. He received the B.S. and M.S. degrees in electrical engineering from Federal University of Technology (UTFPR-CP), Cornélio Procópio, PR, Brazil, in 2013 and 2015, respectively. He is currently pursuing the Ph.D. degree in São Carlos Engineering School (EESC), University of São Paulo (USP), São Carlos, SP, Brazil.

His present researches involve power quality, active power filters, renewable energies and digital signal processing and applications. He is member of Brazilian Power Electronics Society.


