

# LOW POWER AREA EFFICIENT ALU WITH LOW POWER FULL ADDER

S.Usha  
Department of ECE  
Chettinad College of Engineering  
and Technology  
Karur, India

M.Rajendiran  
Professor of ECE  
Chettinad College of Engineering  
and Technology  
Karur, India

A.Kavitha  
Professor and Head of ECE  
Chettinad College of Engineering  
and Technology  
Karur, India

**Abstract**-This paper presents a low Power Area efficient ALU using XNOR logic. The 4bit ALU design is compared with various ALU implementation models with respect to their power consumption and area. ALU is an Arithmetic and Logic Unit, which performs arithmetic operation like ADD, SUB, PASS THROUGH, TWO'S COMPLEMENT, etc. and logic operation like AND, OR, EXCLUSIVE OR, EXCLUSIVE NOR, etc. We introduce a low power full adder, that consists of 8T which is generated using 3T XNOR logic and multiplexer. Full adder is the basic component for an ALU. By reducing the power of full adder, the ALU power also be reduced. Compared with Gate Diffusion Input Full Adder, 50% power reduced in the XNOR based Full Adder Technique. The simulation is carried out using cadence virtuoso 180nm technology, and compared with previous design of Gate Diffusion Input (GDI) technology. The result shows area efficient and low power consumption compared with Gate Diffusion Input technique.

**Keywords**-ALU; Gate Diffusion Input technique; XNOR logic.

## I. INTRODUCTION

Today all the VLSI circuits performs on low power with high speed. The arithmetic and logic unit operations are essential behavior for low power high speed application like digital signal processing, microprocessor, VLSI, microcontroller, ASIC, etc. ALU is an arithmetic and logic unit which behaves all arithmetic and logic operations. ALU constructed using full adder, 2x1 and 4x1 multiplexer circuits. The 1-bit full adder circuit is mapped using 3T XNOR techniques, 2x1 multiplexer and 4x1 multiplexer circuits has been designed using Gate Diffusion Input technique. The transistor count is reduced and power decay is also reduced correlated to GDI technique and 2T XOR techniques. This paper idolizes the approach of 3T XNOR procedure based full adder in the layout of Arithmetic and Logic unit.

The respite of paper is classified as pursues Section II explains the previous works. Section III consists of the justification of technique used in the present work. In the Section IV rationalizes the operation of arithmetic and logic unit design. Section V defines the simulation result and analysis. At the end conclusion is made in Section V.

## II. PREVIOUS WORKS

The previous paper presents a Gate Diffusion Input technique (GDI), which is a approach for reducing the power and area. ALU operation can be performed by the 4x1 multiplexer, 2x1 multiplexer and full adder. GDI cell incorporate one PMOS and one NMOS, which view like an inverter, but it consists of three inputs and one output. 4x1 multiplexer, 2x1 multiplexer and full adder blocks are implemented using Gate Diffusion Input technique.

2x1 multiplexer based Gate Diffusion Input technique are implemented using two transistors and consumes the power of 1.394 $\mu$ W. 4x1 multiplexer based Gate Diffusion Input technique are implemented using six transistors and consumes the power of 2.987 $\mu$ W. Full adder based Gate Diffusion Input technique has 10 transistor and consumes the power of 10.190 $\mu$ W. ALU based GDI technique has consumed the power of 3.994mW. The low power full adder cell based on the XNOR logic consists of 66.32pW. Based on the full adder implementation of sum using XOR-XNOR and COUT using NMOS-PMOS logic, which gives the improved conclusion in speed, Power and threshold loss problem. In the design of 1bit full adder consists of 6transistor with two inverter, which has consumes the power of 55.29pW.

Full adder based 14T consumes the power for ALU is 59.27pW. XNOR Technique based full adder is a new method for reducing the power with less area. VivechanaDubey and Ravimohansairam explained an arithmetic and logic unit optimized for area and power using GDI technique [11].

## III. GATE DIFFUSION INPUT TECHNIQUE

GATE DIFFUSION TECHNIQUE is a recent approach in the VLSI, it is used to consume the power and reduce the area. It consists of three inputs and single output, the inputs are G, P, N.

The G is a common gate input, P represent S or DPmos input and N represents S or D Nmos input. The G and N input is either '0' or '1', when P input is '1', it performs A'+B operation otherwise it performs AND operation. When N, P,

G has either '0' or '1' input, it performs MUX operation. When N input is '0', P input is '1' and G has either '0' or '1', it performs NOT operation.




Fig. 1. Basic GDI Cell

#### A. GDI BASED 2X1 MULTIPLEXER

Multiplexer acts as a switch. Multiplexer has n selection line and  $2^n$  input line. For 2x1 multiplexer, it consists of

#### B. GDI BASED 4X1 MULTIPLEXER

4X1 Multiplexer consists of four inputs and two selection line. It has six transistors, depending on the two selection line, the output will be generated. When  $s_0s_1=00$ , then A input is taken as an output. When  $s_0=0$  and  $s_1=1$ , then B input is given to the output. When  $s_0=1$  and  $s_1=0$ , then C input is given to the output. When  $s_0s_1=11$ , then D input is taken as an output.

TABLE I. LOGIC FUNCTIONS OF GDI CELL

S.No	N/P	P/P	G/P	OUTPUT	FUNCTION
1	0	B	A	A'B	F1
2	B	1	A	A'+B	F2
3	1	B	A	A+B	OR
4	B	0	A	AB	AND
5	C	B	A	A'B+AC	MUX
6	0	1	A	A'	NOT

two inputs and one selection line. Based on the selection line, the output can be generated. Selection switch is associated to the gate, depending on the selection line, PMOS or NMOS can be 'on'. When selection input is '0', the PMOS will be 'on'. When the selection line is '1', the NMOS will be 'on'.




Fig. 2. 2x1 multiplexer based GDI technique




Fig. 3. 4x1 multiplexer based GDI technique

### C. XNOR TECHNIQUE

XNOR gate is the basic architecture section for full adder circuit. The 3Transistor XNOR module consumes the less power than the XOR module. When A and B input is zero, it gives the output value as '1'. When A=0/1 and B=0/1, it gives the output value as '0'. When A and B input is one, then it gives the output value as '1'.

### D. FULL ADDER BASED XNOR TECHNIQUE

Full adder based XNOR technique has 8T, it consists of two 3T XNOR module generates the SUM output and multiplexer generates the CARRY output. Full adder is a basic component for an ALU. Depending on the three input A, B, C, the sum and carry output can be generated. Full adder based XNOR technique consumes the power of 86.39pW.

### E. DESIGN OF ALU USING LOW POWER FULL ADDER

An arithmetic and logic unit is a fundamental block for many processors. It performs many operations like addition, subtraction, XOR, XNOR, buffer, NAND, OR, etc. The 4 bit ALU operation can be implemented using eight 4x1 multiplexer, four full adder, four 2x1 multiplexer. Depends upon the three selection line s2, s1, s0, the arithmetic and logic operation can be performed.

The block of 4x1 multiplexer consists of four input, which is logic 0, logic 1, B and B'. Depends upon the s0 and s1 selection line, the desired output can be generated. These output can be indicate as the B. this acts as an 'B' input for the full adder. Then the full adder operation can be performed using XNOR logic and generates the sum and carry output.

The next stage of 4x1 multiplexer has the input of full adder sum, which is EXOR, EXNOR, AND and OR. Depends on the s0 and s1 selection line, the output can be generated. It acts as an input for the 2x1 multiplexer. Another input of 2x1 multiplexer is the full adder SUM output. Finally, the output stage of 2x1 multiplexer can be generated using s2 selection line.

TABLE II. OPERATIONS OF ALU

S2	S1	S0	OPERATIONS
0	0	0	Buffer
0	0	1	EXOR
0	1	0	EXNOR
0	1	1	OR
1	0	0	ADDITION
1	0	1	SUBTRACTION
1	1	0	BITWISE NAND
1	1	1	Inverter




Fig. 4. Logo representation of ALU






Fig. 8. Simulated output of 2x1 multiplexer




Fig. 9. Simulated output of 4x1 multiplexer




Fig. 10. Simulated output of 1bit full adder




Fig. 11. Simulated output of 4bit ALU




Fig. 12. Bar chart for power and no. of transistor

TABLE III. 4BIT ALU POWER CONSUMPTION

S.No	DESIGN	No. of Transistors	Power(mW)
1	ALU with GDI Technique	96	3.994
2	ALU with 2T XOR Module	96	2.308
3	ALU with 3T XNOR Module	88	2.250

## V. CONCLUSION

This work presents a 4-bit ALU designed using Cadence Virtuoso 180nm technology for less area and low power with 3T XNOR full adder and Gate Diffusion Input(GDI) multiplexer. Various methods of multiplexer and full adder are implemented and compared. Compared with previous paper, it reduces the power and area to 44%. The 2x1 multiplexer and 4x1 multiplexer are designed using Gate Diffusion Input technique. Full adder based proposed technique consumes  $10.190\mu\text{W}$ , but 3T XNOR technique consumes  $8.639\mu\text{W}$ . Using these techniques, full adder power leads to reduce, therefore the ALU design also tends

to reduced. Power dissipation, Propagation delay and number of transistor are compared using GDI, PTL, 2T XOR and 3T XNOR technique.

#### REFERENCES

- [1] Zimmermann. R., and Fichtner. W. (July 1997) "Low-power logic styles: CMOS versus pass-transistor logic," IEEE J. Solid-State Circuits, vol. 32, pp. 1079–1090.
- [2] Shalem. R., John. E., and John. L.K. (Feb 1999) "A novel low-power energy recovery full adder cell," in Proc. Great Lakes Symp. VLSI., pp. 380–383.
- [3] Esther Rani. T., Asha Rani. M., Rameshwarrao. Dr. (April 2011) "Area optimized low power arithmetic and logic unit" IEEE Conference Electronics Computer Technology (ICECT), vol. 3, pp. 224 – 228.
- [4] Manoj Kumar., Sandeep. k., Sujata Pandey. (Dec 2011) "Single bit full adder design using 8 transistors with novel 3 transistors XNOR gate" International Journal of VLSI design & Communication Systems (VLSICS), vol. 2, pp. 47-59
- [5] Nehru. k., Shanmugan. A., Darmila Thenmozhi. G. (2012) "Design of using low power ALU 8T FA and PTL based MUX circuits" Advances in Engineering, Science and Management (ICAESM), pp. 145-149.
- [6] Anjali Sharma., Richa Singh., Rajesh Mehra. (2012) "Low Power TG Full Adder Design Using CMOS Nano Technology" IEEE International Conference on Parallel, Distributed and Grid Computing., pp. 210-213.
- [7] Shiwani Singh., Tripti Sharma., Sharma Singh. K.G., Singh. B.P. (2012) "Low Power 1-Bit 9T Full Adder Cell using XNOR Logic" International Conference on Advances in Computer Science and Electronics Engineering., pp. 67-69.
- [8] Geetha Priya. M., Baskaran. K. (May 2013) "Low Power Full Adder With Reduced Transistor Count" International Journal of Engineering Trends and Technology (IJETT), vol. 4., pp. 1755-1759.
- [9] Karthik Reddy. G. (Aug 2013) "Low power-area designs of 1bit Full adder in cadence virtuoso platform" International Journal of VLSI design & Communication Systems (VLSICS), vol. 4., pp. 55-64.
- [10] Vivechana Dubey., Ravimohan Sairam. (2014) "An Arithmetic and Logic Unit Optimized for Area and power" IEEE Fourth International Conference on Advanced Computing & Communication Technologies., pp. 330-334