Carry Speculative Adder with Variable Latency for Low Power VLSI

Subhashinee A

Department of Electronics and Communication Engineering
K S Rangasamy College of Technology
Tiruchengode, India
subhashinee93@gmail.com

Rajasekaran C

Department of Electronics and Communication Engineering
K S Rangasamy College of Technology
Tiruchengode, India
raja7ksrct@gmail.com

Abstract— Arithmetic logic units and digital signal processors widely uses adders. It is the most complicated arithmetic circuits in digital electronics. The existing adders suffer from critical path delay, area overhead and power consumption. Speculative adders are designed with variable latency that combines speculation technique along with correction methodology to attain high performance in terms of low area overhead over the existing adders. In speculative adders the sum and carry generation part is separated to reduce the area overhead. Carry Speculative Adder (CSPA) uses carry predictor circuit to reduce power consumption and to reduce the computational time and it uses error recognition and error correction circuit to find the fault occurred in the partial sum generator and to recover it to get accurate results. This speculative adder can reduce the delay upto 11.88 %.

Keywords—Speculative Adder, Variable Latency, Error Detection, Error Correction

I. INTRODUCTION

In electronics, addition of the binary numbers in various computers and other types of processors are performed by the adders. Adder circuits are used in various processors for calculating increment or decrement operations, table indices, addresses etc. The different formats like XS-3, Binary Coded Decimal (BCD) and gray code can be added using the adder circuits. Adder found wide range of applications in many fields and for many operations such as decoding, calculation etc.

The critical path is not often activated in traditional adders, based on this observation speculative adders have been designed. Traditional adders depend on its previous values for its each output [1]. Particularly, the MSB of the sum depends on all the n bit previous outputs, where n is the block adder width. As the width of block adder increases, there will be an error growth. The error grows linearly with n. There will be a large area and large fanout at the primary inputs due to this error.

Speculative adders can overcome the area problem but it has high error rate [2], [3]. For this error tolerant variable latency adder is design upon the speculative adder [4]. This variable latency adder consist of error recognition and correction circuit, which can overcome the high error rate and this design helps the speculative adder to use in many applications such as image and signal processing etc [5].

II. SPECULATIVE CARRY SELECT ADDER

Carry chain in the addition process is observed for the design of speculative carry select addition (SCSA) [6], [7]. The carry chain is observed because the long carry chain is rarely activated in the block adders. To overcome this problem, in SCSA the input bits are divided into two parts of equal sizes [8], [9]. A group of consecutive input bits are given as a input to a single block adder. A block adder is known as the window, the number of consecutive input bits is known as window size and it is denoted by K. number of windows to be used is found by $M = \frac{N}{K}$ where, n is the total number of input bits [10]. The speculative sum bit is calculated by the (c_{out}^{i*}) carry out bit of the window [11], [12]. By this prediction technique, the addition process is faster but the possibility of occurrence of error is increased [13].

The proposed speculative adder can be able to complete the addition process quickly when compared to the existing technique.

A. Speculative Adder

Speculative addition is widely used in asynchronous design. The speculative addition involves two cycles [7]. In the first cycle, the addition process is done and the end result is assumed as accurate sum. Meanwhile, a parallel carry propagation circuit checks whether the operation uses the carry long path known as the critical path. If it uses the longest path the system requires the additional clock cycle to complete the addition process. If it didn't use the longest path, bypass logic is used to reduce the clock cycle required. The block diagram of CSPA is shown in Figure 1.

Assume the a, b are the two inputs then the (P/G) signal known as (PROPAGATE/GENERATE) is defined as

$$P_i = a_i \wedge b_i$$

$$G_i = a_i b_i$$

Then the sum and carry can be written as

$$S_i = P_i \wedge C_{i-1}$$

$$C_i = G_i + P_i C_{i-1}$$

Fig 1: Block Diagram for Carry Speculative Adder

The carry speculative adder uses bits close to the MSB to predict the carry. By doing so, the time consumption for addition process is reduced.

B. Error Detection and Recovery

The carry prediction circuit may cause errors while predicting the carry [8]. In the existing speculative adder there is no error detection and error correction circuit. In this carry speculative adder, it has an additional block called error detection and error recovery. In error detection circuit it uses EX-OR operation to find the error.

C. Error Analysis

There are two possible cases of errors.

- **Case (i)**

$$P^i_{x-1:x-k} = 1 \text{ and } G^i_{x-k-1:0} = 1,$$

- **Case (ii)**

$$P_{x-1:0} = 1 \text{ and } G^{i-1}_{x-1:x-k} = 1,$$

In case (i), $P^i_{x-1:x-k} = 1$ says that $G_{x-1:x-k}=0$. C^{i*}_{out} of the i^{th} block adder is recognized as incorrect. The carry out bit is corrected by using the following equation,

$$C^i_{out} = G^i_{x-1:x-k} + P^i_{x-1:x-k} G^i_{x-k-1:0} + P^i_{x-k-1:0} C^{i-1}_{out}$$

In case (ii), $P^i_{x-k-1:0} = 1$ says that

$$G^i_{x-k-1:0} = 0.$$

This shows that the i^{th} block adder output is 0. The correct carry out bit is calculated using the following equation,

$$C^i_{out} = G^i_{x-1:0} + P^i_{x-1:0} C^{i-1}_{out}$$

The major advantage is that the error detection circuit can find which block adder prediction is wrong. By this advantage the work of the recovery circuit is simplified. The recovery circuit rectifies the affected block adder and corrects the output so that the output sum is accurate. This circuit is designed using variable latency design, so that if an addition process is completed it send a valid signal to the input side to fetch another set of inputs to perform addition. This will greatly reduce the time consumption

III. RESULTS AND DISCUSSIONS

Every block in the carry speculative adder is designed and simulated using Xilinx ISE. The simulation result is shown in figure 2. Here the existing and the proposed method are compared in terms of are, power and delay.

Fig 2: Simulation Output for Carry Speculative Adder.

TABLE I COMPARISON OF SCSA AND CSPA

Adder Type	Methodology	Delay	Time Complexity	Power
SCSA	Without Variable Latency Design	19.279ns	7.42sec	112mW
CSPA	With Variable Latency Design	16.224ns	6.52sec	89mW

The Table I shows the comparison of SCSA and the proposed CSPA. This tabular column clearly shows that the proposed CSPA has low power consumption and lower delay.

The Table II shows the error rate for different design in SCSA and CSPA. The SCSA I is the original speculative adder. The SCSA IM has the lesser block adder than the SCSA I. The CSPA I is the original design with error detection and correction circuit. The CSPA II has the less block adder than SCSA I.

TABLE II ERROR RATE ANALYSIS

Adder Type		Block adder size (No. of Block adders)	Error rate
			Adder width=16
SCSA I		4(4)	0.06%
SCSA IM	8-bit	4(4)	1.05%
	9-bit		0.82%
	10-bit		0.57%
	11-bit		0.33%
SCSA II		2(8)	3.55%
CSPA I	8-bit	3(6)	1.49%
	9-bit		0.73%
	10-bit		0.41%
	11-bit		0.16%
CSPA II	8-bit	2(6)	0.97%
	9-bit		0.68%
	10-bit		0.09%
	11-bit		0.05%

IV. CONCLUSION

A variable latency adder that combines the speculative adder with error recognition and correction for unsigned random inputs, called variable latency carry speculation adder. The sum and carry generator are separated in CSPA and thus the carry signal and partial sum bit can be calculated faster. Carry predictor circuit of the block adder only uses the input bits near the MSB to predict the carryout bit. The hardware cost of the prediction circuit is reduced and the CSPA has minimal error rate increase. The proposed error detection circuit indicates which block adder produced an incorrect carry-out bit, and the error recovery circuit only focuses on recovering the block adders with incorrect partial sum bits. On comparing CSPA and SCSA, CSPA reduces 11.88% delay and also reduces computational complexity upto 11.38%.

REFERENCES

[1] D. Mohapatra, A. Raghunathan, V. Gupta and K. Roy, "Low-power digital signal processing using approximate adders," *IEEE Transaction Computer- Aided Design Integration Circuits Systems.*, vol. 32, no. 1, pp. 124–137, Jan. 2013.

[2] N. Zhu, K. S. Yeo, W. L. Goh, and Z. H. Kong, "Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing," *IEEE Transaction Very Large Scale Integration (VLSI) Syst.*, vol. 18, no. 8, pp. 1225–1229, Aug. 2010.

[3] P. Varman, K. Du and K. Mohanram, "High performance reliable variable latency carry select addition," in Proceedings, *Design Automation Test Conference Exhibition (DATE)*, Mar. 2012, pp. 1257–1262.

[4] Y. Chen et al., "Variable-latency adder (VL-adder) designs for low power and NBTI tolerance," *IEEE Transaction Very Large Scale Integration (VLSI) System*, vol. 18, no. 11, pp. 1621–1624, Nov. 2010.

[5] Y.-H. Su, D.-C. Wang, S.-C. Chang, and M.-S. Malgorzata, "Performance optimization using variable-latency design style," *IEEE Transaction Very Large Scale Integration (VLSI) Systems*, vol. 19, no. 10, pp. 1874–1883, Oct. 2011.

[6] D. Baneres, J. Cortadella, and M. Kishinevsky, "Variable-latency design by function speculation," in Proceedings, *Design Automation Test Conference Exhibition (DATE)*, Apr. 2009, pp. 1704–1709.

[7] D. Shin and S. K. Gupta, "Approximate logic synthesis for error tolerant applications," in Proceedings, *Design Automation Test Conference Exhibition. (DATE)*, Mar. 2010, pp. 957–960.

[8] N. Zhu, W. L. Goh, and K. S. Yeo, "Ultra low-power high-speed flexible probabilistic adder for error-tolerant applications," in *Proceedings Integration SoC Design Conference (ISOCC)*, Nov. 2011, pp. 393–396.

[9] A. K. Verma, P. Brisk, and P. Ienne, "Variable latency speculative addition: A new paradigm for arithmetic circuit design," in Proceedings, *Design Automation Test Conference Exhibition (DATE)*, Mar. 2008, pp. 1250–1255.

[10] A. B. Kahng and S. Kang, "Accuracy-configurable adder for approximate arithmetic designs," in Proceedings, *Design Automation Conference. (DAC)*, 2012, pp. 820–825.

[11] Y. Liu, Y. Sun, Y. Zhu, and H. Yang, "Design methodology of variable latency adders with multistage function speculation," in Proc. *11th International Symposium Qual Electron. Design (ISQED)*, Mar. 2010, pp. 824–830.

[12] M. Olivieri, "Design of synchronous and asynchronous variable-latency pipelined multipliers," *IEEE Transaction Very Large Scale Integration (VLSI) Systems.*, vol. 9, no. 2, pp. 365–376, Apr. 2001.

[13] Y. Chen, H. Li, J. Li, and C.-K. Koh, "Variable-latency adder (VL-adder): New arithmetic circuit design practice to overcome NBTI," in Proceedings *Internationl. Symposium Low Power Electronic Design (ISLPED),* Aug. 2007, pp. 195–200.

[14] Synopsys Design Compiler. (2010) [Online]. Available: *http://www.synopsys.com.*